Paper
1 November 1990 Software to support logic synthesis from behavioral specifications
Clarindo I.P.S. Padua
Author Affiliations +
Proceedings Volume 1405, 5th Congress of the Brazilian Society of Microelectronics; (1990) https://doi.org/10.1117/12.26304
Event: 5th Congress of the Brazilian Society of Microelectronics, 1990, Sao Paulo, Brazil
Abstract
A logic synthesis package (LSP) is presented in connection with a method for generation of a logic specification from a behavioral description of a digital circuit. LSP is designed to be attached to a silicon compiler, providing a series of primitives which support typical logical synthesis operations like translation into a lower level form, verification, and minimization. The method was applied to the BELA compiler, a FSM (Finite State Machine) synthesizer tool. For the purpose of presentation, the logic synthesis method was divided into two parts. The first part involves synthesis of purely combinational logic. The second part concerns verification, the extraction of a functional form from the input description and involves sequencing. This paper covers the fist part of the synthesis method. A future paper, using the concepts developed here, shall present the second part of the synthesis method.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Clarindo I.P.S. Padua "Software to support logic synthesis from behavioral specifications", Proc. SPIE 1405, 5th Congress of the Brazilian Society of Microelectronics, (1 November 1990); https://doi.org/10.1117/12.26304
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
Back to Top