PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
Plasma etching of highly phosphorous doped polysilicon gate structures can yield undercutting of the poly lines creating a negative slope of the vertical edge of the polysilicon or a notching at the bottom of the lines. In order to achieve good step coverage of subsequent deposited oxides and to facilitate the removal of stringers during etching of a poly II layer in EEPROM structures, such a profile cannot be acceptable. This paper describes the development of a chlorine-based reactive ion etching (RIE) process that exhibits slightly positively sloped (85 degree(s) angle) profiles of the first polysilicon layer. Response surface methodology was used to identify most important process parameters and to characterize the final process. The results obtained at the different stages are presented in detail.
Joerg Jasper
"Sloped etching of highly phosphorous doped polysilicon developed with response surface methodology", Proc. SPIE 1803, Advanced Techniques for Integrated Circuit Processing II, (16 April 1993); https://doi.org/10.1117/12.142914
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
Joerg Jasper, "Sloped etching of highly phosphorous doped polysilicon developed with response surface methodology," Proc. SPIE 1803, Advanced Techniques for Integrated Circuit Processing II, (16 April 1993); https://doi.org/10.1117/12.142914