Paper
15 September 1995 Improved figure-of-merit metric for CMOS transistor performance and its application to 0.25 um CMOS technologies
Amitava Chatterjee, Mark Rodder, Ih-Chin Chen
Author Affiliations +
Abstract
This paper presents an improved figure-of-merit (FOM) for CMOS performance which includes the effect of gate resistance. Performance degradation due to resistive polysilicon gates is modeled as an additional delay proportional to the RC product of a polysilicon line. The new FOM is verified from delay measurements on inverter chains fabricated using a 0.25 micrometers CMOS process. A furnace TiSi2 process is used to underscore the effect of increased sheet resistance of narrow polysilicon lines. Excellent correlation between measured and predicted inverter chain delays is obtained over a variety of design, process and bias conditions. An expression for the gate sheet requirement is derived from the new FOM. Using this expression requirements on the gate sheet are calculated corresponding to a technology roadmap for performance and oxide thickness.
© (1995) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Amitava Chatterjee, Mark Rodder, and Ih-Chin Chen "Improved figure-of-merit metric for CMOS transistor performance and its application to 0.25 um CMOS technologies", Proc. SPIE 2636, Microelectronic Device and Multilevel Interconnection Technology, (15 September 1995); https://doi.org/10.1117/12.221123
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Resistance

Transistors

Oxides

CMOS technology

Capacitance

Information operations

Device simulation

Back to Top