Paper
21 December 1998 Media processing with field-programmable gate arrays on a microprocessor's local bus
V. Michael Bove Jr., Mark Lee, Yuan-Min Liu, Christopher McEniry, Thomas A. Nwodoh, John A. Watlington
Author Affiliations +
Proceedings Volume 3655, Media Processors 1999; (1998) https://doi.org/10.1117/12.334768
Event: Electronic Imaging '99, 1999, San Jose, CA, United States
Abstract
The Chidi system is a PCI-bus media processor card which performs its processing tasks on a large field-programmable gate array (Altera 10K100) in conjunction with a general purpose CPU (PowerPC 604e). Special address-generation and buffering logic (also implemented on FPGAs) allows the reconfigurable processor to share a local bus with the CPU, turning burst accesses to memory into continuous streams and converting between the memory's 64-bit words and the media data types. In this paper we present the design requirements for the Chidi system, describe the hardware architecture, and discuss the software model for its use in media processing.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
V. Michael Bove Jr., Mark Lee, Yuan-Min Liu, Christopher McEniry, Thomas A. Nwodoh, and John A. Watlington "Media processing with field-programmable gate arrays on a microprocessor's local bus", Proc. SPIE 3655, Media Processors 1999, (21 December 1998); https://doi.org/10.1117/12.334768
Lens.org Logo
CITATIONS
Cited by 6 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Computing systems

Clocks

Logic

Digital signal processing

Human-machine interfaces

Data conversion

Back to Top