Paper
24 May 2000 Pulsed vision chip with inhibitory interconnections
Author Affiliations +
Proceedings Volume 4089, Optics in Computing 2000; (2000) https://doi.org/10.1117/12.386868
Event: 2000 International Topical Meeting on Optics in Computing (OC2000), 2000, Quebec City, Canada
Abstract
This paper proposes and demonstrates a novel type of a vision chip that utilizes pulse trains for image processing. The chip is based on a pulse frequency modulation (PFM) technique, which is used in neurobiological systems. Two types of chips are designed; one is a pixel TEG (test element group) chip for testing availability of PFM for image acquisition using 0.35 micrometers triple-metal double-poly CMOS process and the other is for a vision chip with inhibitory interconnections using 1.2 micrometers double-metal double-poly CMOS process. The TEG chip works well in the power supply voltage of 0.7 V and has a dynamic range of 20 dB with a power consumption of less than 1 (mu) W. The operation of the mutual inhibition in the vision chip is confirmed by simulation. Also the comparison with the other pulse modulation technique, pulse width modulation is discussed.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jun Ohta, Akihiro Uehara, Takashi Tokuda, and Masahiro Nunoshita "Pulsed vision chip with inhibitory interconnections", Proc. SPIE 4089, Optics in Computing 2000, (24 May 2000); https://doi.org/10.1117/12.386868
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image processing

Photodiodes

Analog electronics

Modulation

Frequency modulation

Logic

Transistors

RELATED CONTENT

Design of a 3D-IC multi-resolution digital pixel sensor
Proceedings of SPIE (April 29 2016)
Vision through the power supply of the NCP retina
Proceedings of SPIE (April 10 1995)
Mixed-signal CNN array chips for image processing
Proceedings of SPIE (December 19 1996)
Realistic Realizations Of Threshold Circuits
Proceedings of SPIE (August 11 1987)
Very-low-noise switching-free CNN-based adder
Proceedings of SPIE (November 02 1999)

Back to Top