Paper
12 July 2002 Wafer-level fault detection and classification on a photo track in a high volume fab
Timothy L. Jackson, Richard J. Markle, Clinton W. Miller, Edward C. Stewart, Robert A. Crowell
Author Affiliations +
Abstract
We will discuss Advanced Micro Devices's (AMD) Fault Detection and Classification (FDC) program strategy and our six-step project template that we have identified that must be addressed for any successful FDC effort. We will discuss the recent development and implementation of a wafer-level FDC system on a TEL CLEAN TRAC ACT 8 photo track system in AMD's Fab25, a high volume microprocessor factory. We will present our approach to designing and implementing this FDC system and demonstrate its ability to automatically identify specific wafers within a lot that require manual review. Upon manual review, the decision can be made to rework the specific wafers or the lot.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Timothy L. Jackson, Richard J. Markle, Clinton W. Miller, Edward C. Stewart, and Robert A. Crowell "Wafer-level fault detection and classification on a photo track in a high volume fab", Proc. SPIE 4692, Design, Process Integration, and Characterization for Microelectronics, (12 July 2002); https://doi.org/10.1117/12.475649
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Control systems

Sensors

Data acquisition

Manufacturing

Optical inspection

Scanning electron microscopy

Back to Top