Design of high-performance coprocessor for color error diffusion

Philip P. Dang

doi:10.1117/12.527238

18 December 2003 Design of high-performance coprocessor for color error diffusion

Philip P. Dang

Proceedings Volume 5293, Color Imaging IX: Processing, Hardcopy, and Applications; (2003) https://doi.org/10.1117/12.527238
Event: Electronic Imaging 2004, 2004, San Jose, California, United States

Abstract

In this paper, we present an architecture of a color halftoning coprocessor. The design is based on a software/hardware design approach in which the flexibility and adaptability of the programmable processor and the high performance, low power of ASIC design are utilized. We employ the concurrency and locality concepts in computer architecture to address the computational intensive and data intensive issues of the color halftoning algorithm. Both instruction parallelism and data parallelism are exploited to speed up the performance. In addition, the fine-grain and middle-grain instruction level parallelism (ILP) are utilized to accelerate the computation in the color error diffusion halftoning process.

Citation Download Citation

Philip P. Dang "Design of high-performance coprocessor for color error diffusion", Proc. SPIE 5293, Color Imaging IX: Processing, Hardcopy, and Applications, (18 December 2003); https://doi.org/10.1117/12.527238

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available