Paper
4 January 1986 Ada Model Of The VHSIC Parallel Programmable Processor For Image Processing
Ralph Martinez, Tim Kennedy, Aaron Kam Siu
Author Affiliations +
Abstract
The Honeywell Parallel Programmable Processor (PPP) set of VHSIC chips is intended to provide a flexible architecture for two dimensional real-time image processing. The chip set consists of three devices; the PPP, Sequencer, and Arithmetic Generator. In performing an analysis of the use of these devices in an image processing application, the designer must often simulate the imaging algorithm so that it fits the architecture of the VHSIC devices. In this paper we describe a macro-model of the Honeywell PPP devices written in the DoD Ada language. The Ada model for the PPP uses the concurrency features of Ada to emulate the parallel processing internal to the PPP devices. An image processing algorithm performed on two dimensional images using the Ada model are described. The Ada model is useful to understand the processing characteristics of algorithms when they are to be executed in the Honeywell PPP architecture.
© (1986) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ralph Martinez, Tim Kennedy, and Aaron Kam Siu "Ada Model Of The VHSIC Parallel Programmable Processor For Image Processing", Proc. SPIE 0564, Real-Time Signal Processing VIII, (4 January 1986); https://doi.org/10.1117/12.949709
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image processing

Parallel computing

Computer simulations

Instrument modeling

Algorithm development

Data processing

Forward looking infrared

RELATED CONTENT

Coordination in serial-parallel image processing
Proceedings of SPIE (December 17 2015)
Parallel I O and computation for 3D post stack depth...
Proceedings of SPIE (September 23 1994)
Image segmentation based on multiscale random field models
Proceedings of SPIE (February 27 1996)
A parallel processing system of images
Proceedings of SPIE (November 03 2005)

Back to Top