Paper
24 March 2006 Sub-32nm patterning using EUVL at ASET
Author Affiliations +
Abstract
Since device makers must use the lowest cost process for their survivals, they will want to use their old refractive litho-tools such as ArF and KrF. They will want to extend their refractive optical paradigm by using the immersion lithography. However, simulation results show that it is difficult or impossible to print sub-30nm patterns using immersion without resolution enhancing techniques, for example, double exposure. Therefore EUV is a promising candidate to prepare the next generation litho-technique. ASET is focusing all efforts on developing EUV mask and EUV resists. In this paper, we have focused on and evaluated resists for EUV lithography targeting sub-30nm patterning. The resists we evaluated were mainly chemically amplified resist for KrF and ArF and new type of resist for EUV. And we also tuned resists with solution and additives. We also checked several properties such as LWR (Line Width Roughness), minimum resolutions, and sensitivity curves. Several candidates have shown potentialities for EUV resists. In present, EUV resist is not perfect and has unsolved problems such as outgassing and low speed, but it will be also improved as soon as ArF and KrF have been done.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Doohoon Goo, Yuusuke Tanaka, Yukiko Kikuchi, Hiroaki Oizumi, and Iwao Nishiyama "Sub-32nm patterning using EUVL at ASET", Proc. SPIE 6151, Emerging Lithographic Technologies X, 61512R (24 March 2006); https://doi.org/10.1117/12.656124
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Extreme ultraviolet lithography

Line width roughness

Photomasks

Extreme ultraviolet

Immersion lithography

Lithography

Semiconducting wafers

RELATED CONTENT

Extension of practical k1 limit in EUV lithography
Proceedings of SPIE (March 18 2016)
EUV resist development for 16nm half pitch
Proceedings of SPIE (March 08 2012)
Comparison between ADT and PPT for 2X DRAM patterning
Proceedings of SPIE (April 08 2011)
Insertion strategy for EUV lithography
Proceedings of SPIE (March 13 2012)

Back to Top