Paper
14 March 2006 Lithography window check before mask tape-out in sub 0.18um technology
Author Affiliations +
Abstract
Lithography Rule Check (LRC) becomes a necessary procedure for post OPC in 0.15μm LV and below technology in order to guarantee mask layout correctness. LRC uses a process model to simulate the mask pattern and compare its performance to the desired layout. When the results are out of specified tolerances, LRC will generate error flags as weak points to trigger further checks. This paper introduces LRC to detect the weak points even in non-OPC employed circuit layout such as 0.18μm to 0.15μm process. LRC is more important for semiconductor foundry since there are diverse design layouts and shrinks in production. This diversity leads to the possibility of problematic structures reaching the reticle. In this work, LRC is added as a necessary step in tape-out procedure for the sub 0.18μm process nodes. LRC detected weak points such as low or excessive contrast sites, high MEEF areas and small process window features, then modified the layout according to check results. Our work showed some mask related potential problems can be avoided by LRC in even non model based OPC process and therefore guarantee improved product yield.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Mark Lu, Dion King, Flora Li, Zhibiao Mao, Curtis Liang, and Lawrence S. Melvin III "Lithography window check before mask tape-out in sub 0.18um technology", Proc. SPIE 6156, Design and Process Integration for Microelectronic Manufacturing IV, 61560X (14 March 2006); https://doi.org/10.1117/12.655851
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Process modeling

Lithography

Oxides

Manufacturing

Optical lithography

Optical proximity correction

RELATED CONTENT

New mask technology challenges
Proceedings of SPIE (September 05 2001)
Inverse lithography technology at chip scale
Proceedings of SPIE (March 21 2006)
Sub 0.18 um line space lithography using 248 nm scanners...
Proceedings of SPIE (December 30 1999)
Real-world impacts of inverse lithography technology
Proceedings of SPIE (November 05 2005)

Back to Top