Predicting conversion time of circuit design file by artificial neural networks

Sung-Hoon Jang; Jee-Hyong Lee; Byoung-Sup Ahn; Won-Tai Ki; Ji-Hyeon Choi; Sang-Gyun Woo; Han-Ku Cho

doi:10.1117/12.771771

4 March 2008 Predicting conversion time of circuit design file by artificial neural networks

Sung-Hoon Jang, Jee-Hyong Lee, Byoung-Sup Ahn, Won-Tai Ki, Ji-Hyeon Choi, Sang-Gyun Woo, Han-Ku Cho

Proceedings Volume 6925, Design for Manufacturability through Design-Process Integration II; 69250W (2008) https://doi.org/10.1117/12.771771
Event: SPIE Advanced Lithography, 2008, San Jose, California, United States

Abstract

GDSII is a data format of the circuit design file for producing semiconductor. GDSII is also used as a transfer format for fabricating photo mask as well. As design rules are getting smaller and RET (Resolution Enhancement Technology) is getting more complicated, the time of converting GDSII to a mask data format has been increased, which influences the period of mask production. Photo mask shops all over the world are widely using computer clusters which are connected through a network, that is, called distributed computing method, to reduce the converting time. Commonly computing resource for conversion is assigned based on the input file size. However, the result of experiments showed that the input file size was improper to predict the computing resource usage. In this paper, we propose the methodology of artificial intelligence with considering the properties of GDSII file to handle circuit design files more efficiently. The conversion time will be optimized by controlling the hardware resource for data conversion as long as the conversion time is predictable through analyzing the design data. Neural networks are used to predict the conversion time for this research. In this paper, the application of neural networks for the time prediction will be discussed and experimental results will be shown with comparing to statistical model based approaches.

Citation Download Citation

Sung-Hoon Jang, Jee-Hyong Lee, Byoung-Sup Ahn, Won-Tai Ki, Ji-Hyeon Choi, Sang-Gyun Woo, and Han-Ku Cho "Predicting conversion time of circuit design file by artificial neural networks", Proc. SPIE 6925, Design for Manufacturability through Design-Process Integration II, 69250W (4 March 2008); https://doi.org/10.1117/12.771771

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
8 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Data conversion

Neural networks

Photomasks

Data modeling

Statistical analysis

Error analysis

Neurons

Show All Keywords

Keywords/Phrases

Search In:

Publication Years