An ultra fast 100 ps, 100µm 3D pixel imager

A. Kluge; G. Dellacasa; M. Fiorini; P. Jarron; J. Kaplon; F. Marchetto; E. Martin; S. Martoiu; G. Mazza; A. Cotta Ramusino; P. Riedler; A. Rivetti; S. Tiuraniemi

doi:10.1117/12.805598

27 January 2009 An ultra fast 100 ps, 100µm 3D pixel imager

A. Kluge, G. Dellacasa, M. Fiorini, P. Jarron, J. Kaplon, F. Marchetto, E. Martin, S. Martoiu, G. Mazza, A. Cotta Ramusino, P. Riedler, A. Rivetti, S. Tiuraniemi

Author Affiliations +

Proceedings Volume 7249, Sensors, Cameras, and Systems for Industrial/Scientific Applications X; 724909 (2009) https://doi.org/10.1117/12.805598
Event: IS&T/SPIE Electronic Imaging, 2009, San Jose, California, United States

Abstract

We present the development of a charged particle pixel array imager operating in single hit detection mode. This challenging imaging device called GigaTracker (GTK) developed for the CERN NA62 experiment is intended to measure the position and arrival time of a pion/kaon beam with an intensity of 108*cm-2*s-1. Each particle hit is detected in position with a precision of ~100 &mgr;m and in time with a precision of 100 ps (rmsc). The readout pixel ASIC circuit in 130 nm CMOS technology comprise an array of 1800 pixels of 300 x 300 &mgr;m2. It is connected via bump bonding to an ultra fast solid state pixel sensor array matching the same pixel pattern. The performance of high rate and high timing precision together with an extreme sensitivity of the pixel channel discriminating input signals with a charge as low as 1 fC (6000 electrons) are very demanding; two imaging readout architectures are presented, one with on pixel analogue based time-to-digital-converter (TDC), the other one with digital based TDC placed at the end of each column. The design of two pixel discriminators, a constant fraction discriminator and a time-over-threshold discriminator with time walk correction technique will be discussed. The design challenges of two architectures will be also discussed. Due to the high particle intensity, a huge data flow has to be handled. Hereby only data of pixels, which actually have been hit are buffered on chip and automatically transferred off the chip. The data rate per chip is 4 Gbit/s. We present circuit design challenges and SPICE simulations of both approaches.

Citation Download Citation

A. Kluge, G. Dellacasa, M. Fiorini, P. Jarron, J. Kaplon, F. Marchetto, E. Martin, S. Martoiu, G. Mazza, A. Cotta Ramusino, P. Riedler, A. Rivetti, and S. Tiuraniemi "An ultra fast 100 ps, 100µm 3D pixel imager", Proc. SPIE 7249, Sensors, Cameras, and Systems for Industrial/Scientific Applications X, 724909 (27 January 2009); https://doi.org/10.1117/12.805598

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available