Paper
16 July 2010 Fully digital image sensor employing delta-sigma indirect feedback ADC with high-sensitivity to low-light illuminations for astronomical imaging applications
Danijel Maricic, Zeljko Ignjatovic, Donald F. Figer, Brian Ashe, Brandon J. Hanold, Thomas Montagliano, Don Stauffer, Shouleh Nikzad
Author Affiliations +
Abstract
We describe a CMOS image sensor with column-parallel delta-sigma (ΔΣ) analog-to-digital converter (ADC). The design employs three transistor pixels (3T1) where the unique configuration of the ΔΣ ADC reduces the noise contribution of the readout transistor. A 128 x 128 pixel image sensor prototype is fabricated in 0.35μm TSMC technology. The reset noise and the offset fixed pattern noise (FPN) are removed in the digital domain. The measured readout noise is 37.8μV for an exposure time of 33ms. The low readout noise allows an improved low light response in comparison to other state-of-art designs. The design is suitable for applications demanding excellent low-light response such as astronomical imaging. The sensor has a measured intra-scene dynamic range (DR) of 91 dB, and a peak signal-to-noise ratio (SNR) of 54 dB.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Danijel Maricic, Zeljko Ignjatovic, Donald F. Figer, Brian Ashe, Brandon J. Hanold, Thomas Montagliano, Don Stauffer, and Shouleh Nikzad "Fully digital image sensor employing delta-sigma indirect feedback ADC with high-sensitivity to low-light illuminations for astronomical imaging applications", Proc. SPIE 7742, High Energy, Optical, and Infrared Detectors for Astronomy IV, 774217 (16 July 2010); https://doi.org/10.1117/12.857391
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image sensors

Photodiodes

Transistors

Cadmium sulfide

CMOS sensors

Prototyping

Signal to noise ratio

RELATED CONTENT

A high performance multi tap CMOS lock in pixel image...
Proceedings of SPIE (February 22 2017)
A novel radiation hard pixel design for space applications
Proceedings of SPIE (November 17 2017)
Optimum design of CMOS APS imagers
Proceedings of SPIE (July 08 2003)

Back to Top