Paper
16 February 2011 An analog logarithmic number system subtractor for edge detection in logarithmic CMOS image sensors
D. R. Desai, F. H. Hassan, R. J. Veillette, J. E. Carletta
Author Affiliations +
Proceedings Volume 7875, Sensors, Cameras, and Systems for Industrial, Scientific, and Consumer Applications XII; 78750C (2011) https://doi.org/10.1117/12.872461
Event: IS&T/SPIE Electronic Imaging, 2011, San Francisco Airport, California, United States
Abstract
This paper describes the design of analog circuitry to implement logarithmic number system (LNS) subtraction. Such circuitry, if incorporated in the readout circuitry of a logarithmic CMOS image sensor, would allow for the on-chip calculation of spatial derivatives, while operating directly on logarithmically-scaled pixels. The circuit was implemented for a 1.2μm CMOS process. The maximum relative error at the output of the LNS subtractor for pixel currents that correspond to an illumination range of more than four decades is 4.26%.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
D. R. Desai, F. H. Hassan, R. J. Veillette, and J. E. Carletta "An analog logarithmic number system subtractor for edge detection in logarithmic CMOS image sensors", Proc. SPIE 7875, Sensors, Cameras, and Systems for Industrial, Scientific, and Consumer Applications XII, 78750C (16 February 2011); https://doi.org/10.1117/12.872461
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Analog electronics

CMOS sensors

Transistors

Edge detection

Device simulation

Multiplexers

Image sensors

Back to Top