Characterization of SOG (spin on glass) fully etch back process for multilevel interconnection technology

Y. C. Huang; Marx Huang; Sen-Fu Chen; C. H. Yu; L. M. Liu; M. S. Lin

doi:10.1117/12.221143

15 September 1995 Characterization of SOG (spin on glass) fully etch back process for multilevel interconnection technology

Y. C. Huang, Marx Huang, Sen-Fu Chen, C. H. Yu, L. M. Liu, M. S. Lin

Author Affiliations +

Proceedings Volume 2636, Microelectronic Device and Multilevel Interconnection Technology; (1995) https://doi.org/10.1117/12.221143
Event: Microelectronic Manufacturing '95, 1995, Austin, TX, United States

Abstract

This investigation characterized SOG (spin on glass) fully etch back process for submicron multilevel interconnection planarization with the CHF3/CF4 etching chemistry in a conventional RIE (reactive ion etching) oxide etcher. The correlations of SOG fully etch back results with the tool controlled parameters such as pressure, magnetic field strength, bottom electrode temperature, CHF3/CF4 gas flow ratio, and backside helium pressure are completely studied. The selectivity of the PEOX (plasma-enhanced CVD oxide) to SOG and the uniformity of etching are investigated to ensure good planarization performance. It is found that high selectivity of PEOX to SOG process can effectively reduce the microloading effects and improve the planarization during SOG etch back. However, too high selectivity may result in bumped or rough SOG surface. Uniformity is basically affected by the SOG etch rate uniformity, the as-coated SOG thickness variation, and the selectivity. Several approaches are examined to achieve the best uniformity. Finally, with the combination of high selectivity of PEOX to SOG and the uniform etching, good planarization can be achieved in the SOG fully etch back process.

Citation Download Citation

Y. C. Huang, Marx Huang, Sen-Fu Chen, C. H. Yu, L. M. Liu, and M. S. Lin "Characterization of SOG (spin on glass) fully etch back process for multilevel interconnection technology", Proc. SPIE 2636, Microelectronic Device and Multilevel Interconnection Technology, (15 September 1995); https://doi.org/10.1117/12.221143

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available