Paper
12 April 2007 Improvement of front-end process overlay in 60nm DRAM
Young-Sun Hwang, Won-Kwang Ma, Eung-Kil Kang, Chang-Moon Lim, Seung-Chan Moon, Sang-Jin An, Kyu-Kab Rhe
Author Affiliations +
Abstract
ArF immersion lithography and RETs (Resolution Enhancement Technology) are the most promising technology for sub 60nm patterning. As the device size shrinks, overlay accuracy has become more important due to small overlap margin between layers. Overlay performance of immersion process is affected by thermal effect due to water evaporation, so it shows worse performance than dry process and CD variation in DPT (Double Patterning Technology) process is affected by overlay performance. So improvement of overlay accuracy became hot issue in realization of future lithography technology, especially immersion process and double patterning process. Current status of lithography tool shows 10 ~ 12nm (3sigma) overlay control in front-end process, but this overlay performance is not sufficient for future technology. In this paper, we investigated the causes of overlay variation and tried to improve overlay accuracy in front-end process of 60nm DRAM device. Therefore, the results in this study can be implemented to new technology such as immersion and double patterning. First, overlay residual error factor is classified into two types, one is the equipment error factor and the other is process error factor. Equipment error can be divided into SCMV (Single Chuck Mean Variation) by stage accuracy variation, chuck to chuck mean and correction factor variation by using twin chuck etc. And process error can be divided into alignment signal variation by chuck defocus (stage particle by contamination), increase of overlay residual by material deposition, alignment key height variation by etch loading effect, overlay vernier attack by CMP (Chemical Mechanical Polishing) process etc. We analyzed causes of these overlay error factor and we applied new system and process to improve these overlay error factor. In conclusion, we were able to find where overlay error comes from and how to improve overlay accuracy in 60nm device, and we got good overlay performance using new alignment system and process optimization.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Young-Sun Hwang, Won-Kwang Ma, Eung-Kil Kang, Chang-Moon Lim, Seung-Chan Moon, Sang-Jin An, and Kyu-Kab Rhe "Improvement of front-end process overlay in 60nm DRAM", Proc. SPIE 6518, Metrology, Inspection, and Process Control for Microlithography XXI, 65182Y (12 April 2007); https://doi.org/10.1117/12.712025
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Overlay metrology

Optical alignment

Semiconducting wafers

Signal processing

Chemical mechanical planarization

Double patterning technology

Lithography

RELATED CONTENT


Back to Top