Paper
4 December 2008 A methodology for double patterning compliant split and design
Author Affiliations +
Proceedings Volume 7140, Lithography Asia 2008; 71401X (2008) https://doi.org/10.1117/12.804697
Event: SPIE Lithography Asia - Taiwan, 2008, Taipei, Taiwan
Abstract
Double Patterning allows to further extend the use of water immersion lithography at its maximum numerical aperture NA=1.35. Splitting of design layers to recombine through Double Patterning (DP) enables an effective resolution enhancement. Single polygons may need to be split up (cut) depending on the pattern density and its 2D content. The split polygons recombine at the so-called 'stitching points'. These stitching points may affect the yield due to the sensitivity to process variations. We describe a methodology to ensure a robust double patterning by identifying proper split- and design- guidelines. Using simulations and experimental data, we discuss in particular metal1 first interconnect layers of random LOGIC and DRAM applications at 45nm half-pitch (hp) and 32nm hp where DP may become the only timely patterning solution.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Vincent Wiaux, Staf Verhaegen, Fumio Iwamoto, Mireille Maenhoudt, Takashi Matsuda, Sergei Postnikov, and Geert Vandenberghe "A methodology for double patterning compliant split and design", Proc. SPIE 7140, Lithography Asia 2008, 71401X (4 December 2008); https://doi.org/10.1117/12.804697
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Double patterning technology

Optical lithography

Optical proximity correction

Logic

Metals

Photomasks

Etching

RELATED CONTENT

Layer aware source mask target optimization
Proceedings of SPIE (March 15 2016)
SAQP and EUV block patterning of BEOL metal layers on...
Proceedings of SPIE (March 24 2017)
Enabling 22-nm logic node with advanced RET solutions
Proceedings of SPIE (March 22 2011)
Split and design guidelines for double patterning
Proceedings of SPIE (April 01 2008)
Low-k1 logic design using gridded design rules
Proceedings of SPIE (March 12 2008)
Double pattern EDA solutions for 32nm HP and beyond
Proceedings of SPIE (March 21 2007)

Back to Top