Paper
1 April 2009 EUV lithography for 30nm half pitch and beyond: exploring resolution, sensitivity, and LWR tradeoffs
Author Affiliations +
Abstract
The International Technology Roadmap for Semiconductors (ITRS) denotes Extreme Ultraviolet (EUV) lithography as a leading technology option for realizing the 32nm half-pitch node and beyond. Readiness of EUV materials is currently one high risk area according to assessments made at the 2008 EUVL Symposium. The main development issue regarding EUV resist has been how to simultaneously achieve high sensitivity, high resolution, and low line width roughness (LWR). This paper describes the strategy and current status of EUV resist development at Intel Corporation. Data is presented utilizing Intel's Micro-Exposure Tool (MET) examining the feasibility of establishing a resist process that simultaneously exhibits ≤30nm half-pitch (HP) L/S resolution at ≤10mJ/cm2 with ≤4nm LWR.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
E. Steve Putna, Todd R. Younkin, Manish Chandhok, and Kent Frasure "EUV lithography for 30nm half pitch and beyond: exploring resolution, sensitivity, and LWR tradeoffs", Proc. SPIE 7273, Advances in Resist Materials and Processing Technology XXVI, 72731L (1 April 2009); https://doi.org/10.1117/12.814191
Lens.org Logo
CITATIONS
Cited by 19 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Line width roughness

Extreme ultraviolet

Extreme ultraviolet lithography

Polymers

Photoresist processing

Optical lithography

Standards development

Back to Top