PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
This paper presents a 10Gb/s partial response (PR) equalizer in 0.18μm CMOS technology. By incorporating a reshaping filter with high-frequency emphasis and the intrinsic roll-off bandwidth of the channel, a duobinary signal is available at the receiver, reducing the bandwidth requirement of high speed communication. To enhance the performance of the PR equalizer, a two-path oversampling technique is used to cope with the time delay variations due to different process corners. Additionally, adjustable capacitance and load calibration technique are also applied to eliminate the process variations further. The chip area including I/O pads occupies 0.835×0.715mm2 and the power consumption is about 224mW under 1.8V power supply. Post simulation results show that the proposed equalizer works properly at 10Gb/s and more than 70% eye opening can be obtained.
Chao Zheng andQingsheng Hu
"A 10Gb/s partial response equalizer in 0.18μm CMOS using duobinary signaling", Proc. SPIE 10250, International Conference on Optical and Photonics Engineering (icOPEN 2016), 102500W (10 February 2017); https://doi.org/10.1117/12.2266824
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
Chao Zheng, Qingsheng Hu, "A 10Gb/s partial response equalizer in 0.18μm CMOS using duobinary signaling," Proc. SPIE 10250, International Conference on Optical and Photonics Engineering (icOPEN 2016), 102500W (10 February 2017); https://doi.org/10.1117/12.2266824