Patterning control strategies for minimum edge placement error in logic devices

Jan Mulkens; Michael Hanna; Bram Slachter; Wim Tel; Michael Kubis; Mark Maslow; Chris Spence; Vadim Timoshkov

doi:10.1117/12.2260155

28 March 2017 Patterning control strategies for minimum edge placement error in logic devices

Jan Mulkens, Michael Hanna, Bram Slachter, Wim Tel, Michael Kubis, Mark Maslow, Chris Spence, Vadim Timoshkov

Proceedings Volume 10145, Metrology, Inspection, and Process Control for Microlithography XXXI; 1014505 (2017) https://doi.org/10.1117/12.2260155
Event: SPIE Advanced Lithography, 2017, San Jose, California, United States

Abstract

In this paper we discuss the edge placement error (EPE) for multi-patterning semiconductor manufacturing. In a multi-patterning scheme the creation of the final pattern is the result of a sequence of lithography and etching steps, and consequently the contour of the final pattern contains error sources of the different process steps. We describe the fidelity of the final pattern in terms of EPE, which is defined as the relative displacement of the edges of two features from their intended target position. We discuss our holistic patterning optimization approach to understand and minimize the EPE of the final pattern. As an experimental test vehicle we use the 7-nm logic device patterning process flow as developed by IMEC. This patterning process is based on Self-Aligned-Quadruple-Patterning (SAQP) using ArF lithography, combined with line cut exposures using EUV lithography. The computational metrology method to determine EPE is explained. It will be shown that ArF to EUV overlay, CDU from the individual process steps, and local CD and placement of the individual pattern features, are the important contributors. Based on the error budget, we developed an optimization strategy for each individual step and for the final pattern. Solutions include overlay and CD metrology based on angle resolved scatterometry, scanner actuator control to enable high order overlay corrections and computational lithography optimization to minimize imaging induced pattern placement errors of devices and metrology targets.

Conference Presentation

Citation Download Citation

Jan Mulkens, Michael Hanna, Bram Slachter, Wim Tel, Michael Kubis, Mark Maslow, Chris Spence, and Vadim Timoshkov "Patterning control strategies for minimum edge placement error in logic devices", Proc. SPIE 10145, Metrology, Inspection, and Process Control for Microlithography XXXI, 1014505 (28 March 2017); https://doi.org/10.1117/12.2260155

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available