CONFERENCE PROCEEDINGS
Advanced Search
Home > Proceedings > Volume 10284 > Article
Paper
30 January 1996 Optoelectronic interconnects for 3D wafer stacks
David Ludwig, John C. Carson, Louis S. Lome
Author Affiliations +
Proceedings Volume 10284, Optoelectronic Interconnects and Packaging: A Critical Review; 102840L (1996) https://doi.org/10.1117/12.229272
Event: Photonics West '96, 1996, San Jose, CA, United States
Abstract
Wafer and chip stacking are envisioned as means of providing increased processing power within the small confines of a three-dimensional structure. Optoelectronic devices can play an important role in these dense 3-D processing electronic packages in two ways. In pure electronic processing, optoelectronics can provide a method for increasing the number of input/output communication channels within the layers of the 3-D chip stack. Non-free space communication links allow the density of highly parallel input/output ports to increase dramatically over typical edge bus connections. In hybrid processors, where electronics and optics play a role in defining the computational algorithm, free space communication links are typically utilized for, among other reasons, the increased network link complexity which can be achieved. Free space optical interconnections provide bandwidths and interconnection complexity unobtainable in pure electrical interconnections. Stacked 3-D architectures can provide the electronics real estate and structure to deal with the increased bandwidth and global information provided by free space optical communications. This paper will provide definitions and examples of 3-D stacked architectures in optoelectronics processors. The benefits and issues of these technologies will be discussed.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Citation Download Citation
David Ludwig, John C. Carson, and Louis S. Lome "Optoelectronic interconnects for 3D wafer stacks", Proc. SPIE 10284, Optoelectronic Interconnects and Packaging: A Critical Review, 102840L (30 January 1996); https://doi.org/10.1117/12.229272
ACCESS THE FULL ARTICLE
ORGANIZATIONAL
Sign in with credentials provided by your organization.
INSTITUTIONAL
Select your institution to access the SPIE Digital Library.
SELECT YOUR INSTITUTION
PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
PERSONAL SIGN IN
No SPIE Account? Create one
PURCHASE THIS CONTENT
SUBSCRIBE TO DIGITAL LIBRARY
50 downloads per 1-year subscription
Members: $195
Non-members: $335 ADD TO CART
25 downloads per 1 - year subscription
Members: $145
Non-members: $250 ADD TO CART
PURCHASE SINGLE ARTICLE
Includes PDF, HTML & Video, when available
Members: $17.00
Non-members: $21.00 ADD TO CART
PROCEEDINGS
 24 PAGES
DOWNLOAD PAPER SAVE TO MY LIBRARY
GET CITATION
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Optoelectronics
Semiconducting wafers
Free space
Free space optical communications
Free space optics
Optical interconnects
Optoelectronic devices
RELATED CONTENT
Subscribe to Digital Library
Receive Erratum Email Alert
Back to Top