Full Content is available to subscribers

Subscribe/Learn More  >
Proceedings Article

Enhancing fullchip ILT mask synthesis capability for IC manufacturability

[+] Author Affiliations
Thomas Cecil, Chris Ashton, David Irby, Lan Luan, D. H. Son, Guangming Xiao, Xin Zhou, David Kim, Bob Gleason

Luminescent Technologies, Inc. (USA)

H. J. Lee, W. J. Sim, M. J. Hong, S. G. Jung, S. S. Suh, S. W. Lee

Samsung Electronics (Korea, Republic of)

Proc. SPIE 7973, Optical Microlithography XXIV, 79731C (March 22, 2011); doi:10.1117/12.882814
Text Size: A A A
From Conference Volume 7973

  • Optical Microlithography XXIV
  • Mircea V. Dusa
  • San Jose, California | February 27, 2011

abstract

It is well known in the industry that the technology nodes from 30nm and below will require model based SRAF / OPC for critical layers to meet production required process windows. Since the seminal paper by Saleh and Sayegh[1][2] thirty years ago, the idea of using inverse methods to solve mask layout problems has been receiving increasing attention as design sizes have been steadily shrinking. ILT in its present form represents an attempt to construct the inverse solution to a constrained problem where the constraints are all possible phenomena which can be simulated, including: DOF, sidelobes, MRC, MEEF, EL, shot-count, and other effects. Given current manufacturing constraints and process window requirements, inverse solutions must use all possible degrees of freedom to synthesize a mask. Various forms of inverse solutions differ greatly with respect to lithographic performance and mask complexity. Factors responsible for their differences include composition of the cost function that is minimized, constraints applied during optimization to ensure MRC compliance and limit complexity, and the data structure used to represent mask patterns. In this paper we describe the level set method to represent mask patterns, which allows the necessary degrees of freedom for required lithographic performance, and show how to derive Manhattan mask patterns from it, which can be manufactured with controllable complexity and limited shot-counts. We will demonstrate how full chip ILT masks can control e-beam write-time to the level comparable to traditional OPC masks, providing a solution with maximized lithographic performance and manageable cost of ownership that is vital to sub-30nm node IC manufacturing.

© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Citation

Thomas Cecil ; Chris Ashton ; David Irby ; Lan Luan ; D. H. Son, et al.
"Enhancing fullchip ILT mask synthesis capability for IC manufacturability", Proc. SPIE 7973, Optical Microlithography XXIV, 79731C (March 22, 2011); doi:10.1117/12.882814; http://dx.doi.org/10.1117/12.882814


Access This Proceeding
Sign in or Create a personal account to Buy this proceeding ($15 for members, $18 for non-members).

Figures

Tables

NOTE:
Citing articles are presented as examples only. In non-demo SCM6 implementation, integration with CrossRef’s "Cited By" API will populate this tab (http://www.crossref.org/citedby.html).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Book Chapters

Topic Collections

Advertisement
  • Don't have an account?
  • Subscribe to the SPIE Digital Library
  • Create a FREE account to sign up for Digital Library content alerts and gain access to institutional subscriptions remotely.
Access This Proceeding
Sign in or Create a personal account to Buy this proceeding ($15 for members, $18 for non-members).
Access This Proceeding
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
Access This Chapter

Access to SPIE eBooks is limited to subscribing institutions and is not available as part of a personal subscription. Print or electronic versions of individual SPIE books may be purchased via SPIE.org.