Industrial characterization of scatterometry for advanced APC of 65 nm CMOS logic gate patterning

Karen Dabertrand; Mathieu Touchet; Stephanie Kremer; Catherine Chaton; Maxime Gatefait; Enrique Aparicio; Marco Polli; Jean-Claude Royer

doi:10.1117/12.771614

22 March 2008 Industrial characterization of scatterometry for advanced APC of 65 nm CMOS logic gate patterning

Karen Dabertrand, Mathieu Touchet, Stephanie Kremer, Catherine Chaton, Maxime Gatefait, Enrique Aparicio, Marco Polli, Jean-Claude Royer

Author Affiliations +

Proceedings Volume 6922, Metrology, Inspection, and Process Control for Microlithography XXII; 69220W (2008) https://doi.org/10.1117/12.771614
Event: SPIE Advanced Lithography, 2008, San Jose, California, United States

Abstract

CMOS 65nm technology node requires the introduction of advanced materials for critical patterning operations. The study is focused on the multilayer Anti Reflective Coating (ARC) stack, used in photolithography, for the gate patterning such as Advanced Patterning Film (APF). The interest on this new and complex ARC stack lies in the benefit to guarantee low CD dispersion thanks to a better reflectivity control and resist budget which leads to a larger lithographic process window. However, it implies numerous metrology challenges. The paper deals with the challenges of monitoring the gate Critical Dimension (CD) on this stack. The validation of the scatterometry model versus stack thicknesses and indexes variations, through experiments, is also described. The final result is the complete characterization of the materials for thickness and scatterometry CD control, for photo feedback and for etch feed-forward deployment in an industrial mode. The analysis shows that scatterometry measurements on a standard 65 nm gate process ensure a better effectiveness than the CD Scanning Electron Microscopy (SEM) ones when injected in the Advanced Process Control (APC) system from photo to etch.

Citation Download Citation

Karen Dabertrand, Mathieu Touchet, Stephanie Kremer, Catherine Chaton, Maxime Gatefait, Enrique Aparicio, Marco Polli, and Jean-Claude Royer "Industrial characterization of scatterometry for advanced APC of 65 nm CMOS logic gate patterning", Proc. SPIE 6922, Metrology, Inspection, and Process Control for Microlithography XXII, 69220W (22 March 2008); https://doi.org/10.1117/12.771614

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available