Full Content is available to subscribers

Subscribe/Learn More  >
Proceedings Article

Optimized hardware and software for fast full-chip simulation

[+] Author Affiliations
Yu Cao, Yen-Wen Lu, Luoqi Chen, Jun Ye

Brion Technologies (USA)

Proc. SPIE 5754, Optical Microlithography XVIII, 407 (May 12, 2005); doi:10.1117/12.600951
Text Size: A A A
From Conference Volume 5754

  • Optical Microlithography XVIII
  • Bruce W. Smith
  • San Jose, CA | February 27, 2005

abstract

Lithography simulation is an increasingly important part of semiconductor manufacturing due to the decreasing k1 value. It is not only required in lithography process development, but also in RET design, RET verification, and process latitude analysis, from library cells to full-chip. As the design complexity grows exponentially, pure software based simulation tools running on general-purpose computer clusters are facing increasing challenges in meeting today"s requirements for cycle time, coverage, and modeling accuracy. We have developed a new lithography simulation platform (TachyonTM) which achieves orders of magnitude speedup as compared to traditional pure software simulation tools. The platform combines innovations in all levels of the system: algorithm, software architecture, cluster-level architecture, and proprietary acceleration hardware using application specific integrated circuits. The algorithm approach is based on image processing, fundamentally different from conventional edge-based analysis. The system achieves superior model accuracy than conventional full-chip simulation methods, owing to its ability to handle hundreds of TCC kernels, using either vector or scalar optical model, without impacting throughput. Thus first-principle aerial image simulation at the full-chip level can be carried out within minutes. We will describe the hardware, algorithms and models used in the system and demonstrate its applications of the full chip verification purposes.

© (2005) COPYRIGHT SPIE--The International Society for Optical Engineering. Downloading of the abstract is permitted for personal use only.
Citation

Yu Cao ; Yen-Wen Lu ; Luoqi Chen and Jun Ye
"Optimized hardware and software for fast full-chip simulation", Proc. SPIE 5754, Optical Microlithography XVIII, 407 (May 12, 2005); doi:10.1117/12.600951; http://dx.doi.org/10.1117/12.600951


Access This Proceeding
Sign in or Create a personal account to Buy this proceeding ($15 for members, $18 for non-members).

Figures

Tables

NOTE:
Citing articles are presented as examples only. In non-demo SCM6 implementation, integration with CrossRef’s "Cited By" API will populate this tab (http://www.crossref.org/citedby.html).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Journal Articles

Related Book Chapters

Topic Collections

Advertisement

 

 

  • Don't have an account?
  • Subscribe to the SPIE Digital Library
  • Create a FREE account to sign up for Digital Library content alerts and gain access to institutional subscriptions remotely.
Access This Proceeding
Sign in or Create a personal account to Buy this proceeding ($15 for members, $18 for non-members).
Access This Proceeding
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
Access This Chapter

Access to SPIE eBooks is limited to subscribing institutions and is not available as part of a personal subscription. Print or electronic versions of individual SPIE books may be purchased via SPIE.org.