Full Content is available to subscribers

Subscribe/Learn More  >
Proceedings Article

Low-frequency process for silicon-on-insulator deep reactive ion etching

[+] Author Affiliations
Matthew Wasilik, Albert P. Pisano

Univ. of California/Berkeley (USA)

Proc. SPIE 4592, Device and Process Technologies for MEMS and Microelectronics II, 462 (November 21, 2001); doi:10.1117/12.449003
Text Size: A A A
From Conference Volume 4592

  • Device and Process Technologies for MEMS and Microelectronics II
  • Jung-Chih Chiao; Lorenzo Faraone; H. Barry Harrison; Andrei M. Shkel
  • Adelaide, Australia | December 17, 2001

abstract

Due to the inherently non-uniform etching effects in the standard DRIE (Deep Reactive Ion Etch) process, a new technique has been developed specifically for SOI (silicon on insulator) etching. The new system embodies a separate LF power supply that is pulsed when being applied to the platen during the etch cycle. This lends itself to assisting in the reduction of ionic charging at the insulator layer in deep trenches. Consequently, notching or footing of Si structures is disallowed. From this a decrease in over etch sensitivity emerges, with the end result being the ability to produce high-quality, large aspect ratio structures. Si etch rates in the same DRIE process may differ due to three basic effects: Aspect ratio dependent etch (ARDE), microloading (RIE-lag), and the general loading effect by which edges of the substrate etch faster than the center. When etching to a buried insulating layer these effects tend to indirectly encourage footing. The purpose of the research involved was to find optimal process parameters that would minimize footing. Factorial design of experiment technique was used to accomplish this in a two step process. First, main and second order effects on etch-rate uniformity were studied. Then, once supplied with process parameters that minimize uniformity effects, parameter settings that minimize footing were found. The end result is a purse of optimized DRIE-SOI recipes that produce superb high-aspect ratio Silicon structures.

© (2001) COPYRIGHT SPIE--The International Society for Optical Engineering. Downloading of the abstract is permitted for personal use only.
Citation

Matthew Wasilik and Albert P. Pisano
"Low-frequency process for silicon-on-insulator deep reactive ion etching", Proc. SPIE 4592, Device and Process Technologies for MEMS and Microelectronics II, 462 (November 21, 2001); doi:10.1117/12.449003; http://dx.doi.org/10.1117/12.449003


Access This Proceeding
Sign in or Create a personal account to Buy this proceeding ($15 for members, $18 for non-members).

Figures

Tables

NOTE:
Citing articles are presented as examples only. In non-demo SCM6 implementation, integration with CrossRef’s "Cited By" API will populate this tab (http://www.crossref.org/citedby.html).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Book Chapters

Advertisement
  • Don't have an account?
  • Subscribe to the SPIE Digital Library
  • Create a FREE account to sign up for Digital Library content alerts and gain access to institutional subscriptions remotely.
Access This Proceeding
Sign in or Create a personal account to Buy this proceeding ($15 for members, $18 for non-members).
Access This Proceeding
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
Access This Chapter

Access to SPIE eBooks is limited to subscribing institutions and is not available as part of a personal subscription. Print or electronic versions of individual SPIE books may be purchased via SPIE.org.