Paper
22 November 1999 Building a better bathtub: computing at the optical memory interface
Author Affiliations +
Abstract
To fully exploit the high bandwidth and inherent parallelism of optical memory systems, it is necessary to perform correspondingly parallel computations at or near the interface to the memory system. In this paper, we present a system in which a dynamically reconfigurable processor is built at the optical memory interface. Dynamically reconfigurable processors exploit parallelism at the level of individual machine instructions. They are based on the time multiplexing of gate array logic between various processor configurations, each of which is matched to a particular required computation. This paper is an analysis of the performance of an optically reconfigurable processor in comparison to conventional multiple instruction issue processors. We will show that the volume of configuration data required makes these systems difficult to build in electronic implementations but ideal for implementations with optical memory.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Donald M. Chiarulli, Steven Peter Levitan, and Robert Hofmann "Building a better bathtub: computing at the optical memory interface", Proc. SPIE 3802, Advanced Optical Data Storage: Materials, Systems, and Interfaces to Computers, (22 November 1999); https://doi.org/10.1117/12.370227
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Optical storage

Clocks

Logic

Channel projecting optics

Interfaces

Computing systems

Human-machine interfaces

RELATED CONTENT


Back to Top