Lithography process design for 4-Gb DRAM of 0.31 K1 with KrF

Joonsoo Park; Gisung Yeo; Insung Kim; Byeongsoo Kim; Junghyun Lee; Hanku Cho; Joo-Tae Moon

doi:10.1117/12.435720

14 September 2001 Lithography process design for 4-Gb DRAM of 0.31 K1 with KrF

Joonsoo Park, Gisung Yeo, Insung Kim, Byeongsoo Kim, Junghyun Lee, Hanku Cho, Joo-Tae Moon

Proceedings Volume 4346, Optical Microlithography XIV; (2001) https://doi.org/10.1117/12.435720
Event: 26th Annual International Symposium on Microlithography, 2001, Santa Clara, CA, United States

Abstract

We studied lithography process of 0.31 k1 for DRAM device with KrF light source. DRAM device with 100 nm half-pitch design rule, which can facilitate 4 Giga-bit in a chip, can be patterned with the aid of super resolution enhancement techniques (SRET) and high NA (equals0.7) KrF scanner. The SRET includes the use of strong off-axis illumination (OAI) and attenuated phase shift mask (8% transmittance). In the case of using the SRET, those of very large iso-dense (I-D) bias from the optical proximity effect (OPE), narrow depth of focus (DOF) of (semi-) isolated features and existence of dead-zone in the peripheral circuit and so forth, are emerging as critical issues to be solved except the very fundamental lens aberration. These problems can only be solved when aggressive optical proximity correction (OPC) techniques such as selective bias and assistant feature to (semi-) isolated features are used for every critical layer of the device, where the OPC rules were generated from simulations and empirical experiments. Besides OPC techniques, close and cooperative approach of lithographers and designers is also necessary for the process oriented layout design especially to avoid the dead-zone that SRET generates. We have tried to customize the lithography process design for 0.31 k1 and finally obtained the common process latitude to make the full 4 Giga-bit DRAM device lithography feasible on this basis.

Citation Download Citation

Joonsoo Park, Gisung Yeo, Insung Kim, Byeongsoo Kim, Junghyun Lee, Hanku Cho, and Joo-Tae Moon "Lithography process design for 4-Gb DRAM of 0.31 K1 with KrF", Proc. SPIE 4346, Optical Microlithography XIV, (14 September 2001); https://doi.org/10.1117/12.435720

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
9 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Optical proximity correction

Atrial fibrillation

Photomasks

Lithography

Critical dimension metrology

Resolution enhancement technologies

Lithium

Show All Keywords

Keywords/Phrases

Search In:

Publication Years