0

Full Content is available to subscribers

Subscribe/Learn More  >
Proceedings Article

20-GFLOPS QR processor on a Xilinx Virtex-E FPGA

[+] Author Affiliations
Richard L. Walke, Robert W. M. Smith

Defence Evaluation and Research Agency Malvern (United Kingdom)

Gaye Lightbody

Queen's Univ. of Belfast (United Kingdom)

Proc. SPIE 4116, Advanced Signal Processing Algorithms, Architectures, and Implementations X, 300 (November 13, 2000); doi:10.1117/12.406508
Text Size: A A A
From Conference Volume 4116

  • Advanced Signal Processing Algorithms, Architectures, and Implementations X
  • Franklin T. Luk
  • San Diego, CA | July 30, 2000

abstract

Adaptive beamforming can play an important role in sensor array systems in countering directional interference. In high-sample rate systems, such as radar and comms, the calculation of adaptive weights is a very computational task that requires highly parallel solutions. For systems where low power consumption and volume are important the only viable implementation is as an Application Specific Integrated Circuit (ASIC). However, the rapid advancement of Field Programmable Gate Array (FPGA) technology is enabling highly credible re-programmable solutions. In this paper we present the implementation of a scalable linear array processor for weight calculation using QR decomposition. We employ floating-point arithmetic with mantissa size optimized to the target application to minimize component size, and implement them as relationally placed macros (RPMs) on Xilinx Virtex FPGAs to achieve predictable dense layout and high-speed operation. We present results that show that 20GFLOPS of sustained computation on a single XCV3200E-8 Virtex-E FPGA is possible. We also describe the parameterized implementation of the floating-point operators and QR-processor, and the design methodology that enables us to rapidly generate complex FPGA implementations using the industry standard hardware description language VHDL.

© (2000) COPYRIGHT SPIE--The International Society for Optical Engineering. Downloading of the abstract is permitted for personal use only.
Citation

Richard L. Walke ; Robert W. M. Smith and Gaye Lightbody
"20-GFLOPS QR processor on a Xilinx Virtex-E FPGA", Proc. SPIE 4116, Advanced Signal Processing Algorithms, Architectures, and Implementations X, 300 (November 13, 2000); doi:10.1117/12.406508; http://dx.doi.org/10.1117/12.406508


Access This Article
Sign In to Access Full Content
Please Wait... Processing your request... Please Wait.
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
 

Figures

Tables

NOTE:
Citing articles are presented as examples only. In non-demo SCM6 implementation, integration with CrossRef’s "Cited By" API will populate this tab (http://www.crossref.org/citedby.html).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Book Chapters

Topic Collections

Advertisement


Buy this article ($18 for members, $25 for non-members).
Sign In