Paper
22 December 1997 New parallel multiplier design
Author Affiliations +
Abstract
A new parallel multiplier design is proposed based on the technique of partitioning the operands into four groups however using different grouping and a combination of 4:2 compressor carry save adders for the accumulation of the 16 partial product terms. Also a design methodology of parallel multiplier is proposed which gives the designer more flexibility in finding the best trade off between the throughput rate and the hardware cost.
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Amar Aggoun "New parallel multiplier design", Proc. SPIE 3217, Image Processing, Signal Processing, and Synthetic Aperture Radar for Remote Sensing, (22 December 1997); https://doi.org/10.1117/12.295598
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
Back to Top