Neuroprocessor NeuroMatrix NM6403 architectural overview

P. A. Chevtchenko; D. V. Fomine; V. M. Tchernikov; P. E. Vixne

doi:10.1117/12.343044

22 March 1999 Neuroprocessor NeuroMatrix NM6403 architectural overview

P. A. Chevtchenko, D. V. Fomine, V. M. Tchernikov, P. E. Vixne

Proceedings Volume 3728, Ninth Workshop on Virtual Intelligence/Dynamic Neural Networks; (1999) https://doi.org/10.1117/12.343044
Event: Ninth Workshop on Virtual Intelligence/Dynamic Neural Networks: Neural Networks Fuzzy Systems, Evolutionary Systems and Virtual Re, 1998, Stockholm, Sweden

Abstract

The paper represents an architecture overview of the NeuroMatrix NM6403 neuroprocessor designed for 32-bit and 64-bit data processing. The paper includes brief description of the neuroprocessor pinout, structure and functional units. The neuroprocessor comprise original RISC core, vector coprocessor (VCP) and some peripheral units. RISC core provides general control functions, 32-bit program and data address generation, 32-bit arithmetic, logic and shift operations. The main neuroprocessor operational unit is VCP, applied for variable bit-length vector data arithmetic, logic and saturation operations. The base VCP operation is matrix by vector multiplication with accumulation. Each data vector is a 64-bit word of packed data word. It is formed by set of variable bit length operands with user defined bit length in a range from 1 to 64 bits. Neuroprocessor includes two external 64-bit buses. The programmable memory interface units allow to use static or dynamic memory having wide range of time parameters without external controller. The neuroprocessor support shared memory mode for each of the external buses. With conjunction of two byte width communication ports this one makes it easy to design multiprocessor systems. Also this paper represents addressing modes, instruction set, supported interrupts. The neuroprocessor is designed using CMOS 0.5 micrometers technology, power supply voltage is 3.3 V, clock rate is 50 MHz with one instruction per clock cycle performance.

Citation Download Citation

P. A. Chevtchenko, D. V. Fomine, V. M. Tchernikov, and P. E. Vixne "Neuroprocessor NeuroMatrix NM6403 architectural overview", Proc. SPIE 3728, Ninth Workshop on Virtual Intelligence/Dynamic Neural Networks, (22 March 1999); https://doi.org/10.1117/12.343044

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available