Paper
1 October 2018 Symmetric block encoder based on reversible circuits
Marek Pawłowski, Zbigniew Szymański
Author Affiliations +
Proceedings Volume 10808, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2018; 108081V (2018) https://doi.org/10.1117/12.2501438
Event: Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2018, 2018, Wilga, Poland
Abstract
The goal of the presented work is a project of a novel symmetric block encoder. The basic processing elements are cascades of reconfigurable reversible gates changing the type of gates depending on the encryption key. The presented solution proposes the use of sixteen 8-bit cascades, which configuration requires a 640-bit key. The input information is processed in five rounds. The encryption keys in the subsequent rounds differ. The design was modeled in VHDL language and placed in an FPGA chip. The project is scalable, i.e. depending on the needs, it can be modified by changing the number of gates in the cascade, the width of the information block being processed, which may result in an increase or decrease in the width of the encryption key. The number of rounds may also be modified. The large size of the encryption key should ensure the safety of the encrypted data.
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Marek Pawłowski and Zbigniew Szymański "Symmetric block encoder based on reversible circuits", Proc. SPIE 10808, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2018, 108081V (1 October 2018); https://doi.org/10.1117/12.2501438
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Computer programming

Data processing

Logic

Field programmable gate arrays

Standards development

Algorithm development

Computer science

RELATED CONTENT

C to VHDL compiler
Proceedings of SPIE (September 14 2010)
A design of complex square root for FPGA implementation
Proceedings of SPIE (September 03 2009)
ISA extensions for high-radix online floating-point addition
Proceedings of SPIE (September 21 2007)
Design of FPGA ICA for hyperspectral imaging processing
Proceedings of SPIE (March 26 2001)

Back to Top