Presentation + Paper
22 April 2021 Design-technology co-optimization of sequential and monolithic CFET as enabler of technology node beyond 2nm
Bilal Chehab, Julien Ryckaert, Pieter Schuddinck, Pieter Weckx, Naoto Horiguchi, Gioele Mirabelli, Alessio Spessot, Myunghee Na
Author Affiliations +
Abstract
Due to a slowdown in gate pitch scaling linked to fundamental physical limitation, standard cell height reduction is needed to achieve the scaling targets. The complementary FET consisting of stacked NMOS on PMOS device is evaluated for both monolithic and sequential integration. Due to double MOL level access, both CFET options combined with buried power rails reduce the standard cell track height down to 4T, also reducing the routing layer usage within the standard cell. The main advantages of sequential CFET over monolithic is the independent optimization of the top and bottom devices, and the possibility of split gate implementation which offers an area gain in complex cells such as flops, at the expenses of higher cost and process complexity.
Conference Presentation
© (2021) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Bilal Chehab, Julien Ryckaert, Pieter Schuddinck, Pieter Weckx, Naoto Horiguchi, Gioele Mirabelli, Alessio Spessot, and Myunghee Na "Design-technology co-optimization of sequential and monolithic CFET as enabler of technology node beyond 2nm", Proc. SPIE 11614, Design-Process-Technology Co-optimization XV, 116140D (22 April 2021); https://doi.org/10.1117/12.2583395
Lens.org Logo
CITATIONS
Cited by 2 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Back end of line

Field effect transistors

Metals

Standards development

Clocks

Control systems

Dielectrics

Back to Top