Paper
20 June 2023 Design and analysis of surge protection circuit in the memory architecture of FeRAM
Dongsen Yang, Sheng Zhang
Author Affiliations +
Proceedings Volume 12715, Eighth International Conference on Electronic Technology and Information Science (ICETIS 2023); 1271509 (2023) https://doi.org/10.1117/12.2682467
Event: Eighth International Conference on Electronic Technology and Information Science (ICETIS 2023), 2023, Dalian, China
Abstract
The frequent occurrences of surge current[1] of memory architecture in FeRAM, and the lack of necessary formula derivation in related researches of FeRAM are main aspects of what this work focuses. Therefore, the surge protection circuit is designed and simulated by this work with solid memory architecture of FeRAM to decrease the surge current and average power consumption creatively. The surge protection circuit is composed of a MOSFET and an RC delay circuit, which forces the generation of the surge current to be slowed down by mandatory precharge of the capacitor. On the other hand, necessary circuit analysis and formula derivation are concluded to predict the DC operating point of sensitive amplifier and build a clearly defined limits of operating voltage and the ratio of the maximum ferroelectric capacitance and bitline capacitance in the read/write operation of FeRAM.
© (2023) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Dongsen Yang and Sheng Zhang "Design and analysis of surge protection circuit in the memory architecture of FeRAM", Proc. SPIE 12715, Eighth International Conference on Electronic Technology and Information Science (ICETIS 2023), 1271509 (20 June 2023); https://doi.org/10.1117/12.2682467
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Capacitors

Capacitance

Power consumption

Device simulation

Design and modelling

Ferroelectric capacitors

Polarization

Back to Top