Paper
3 January 2025 Design and implementation of intermediate frequency (IF) downconversion and direct radio frequency (RF) sampling in AIS receivers
Guohao Chen, Detao Yu, Na Wu, Zhaolei Yu, Wen Gao
Author Affiliations +
Proceedings Volume 13442, Fifth International Conference on Signal Processing and Computer Science (SPCS 2024); 134421J (2025) https://doi.org/10.1117/12.3053061
Event: Fifth International Conference on Signal Processing and Computer Science (SPCS 2024), 2024, Kaifeng, China
Abstract
This paper presents a practical approach for processing AIS signals after RF direct acquisition in the ship automatic identification system. The method involves shifting the signals of the two AIS frequencies to baseband using two stages of digital downconversion (DDC). A multi-stage decimation filtering design is then employed to isolate the low-rate AIS signals of both channels. The implementation is carried out on the FPGA-JFM7K325T from Fudan Micro Company, followed by extensive repeated testing. The results demonstrate that the multi-stage filter extraction method effectively reduces hardware resource consumption and meets the design requirements, confirming the viability of this approach for enhancing AIS signal processing efficiency.
(2025) Published by SPIE. Downloading of the abstract is permitted for personal use only.
Guohao Chen, Detao Yu, Na Wu, Zhaolei Yu, and Wen Gao "Design and implementation of intermediate frequency (IF) downconversion and direct radio frequency (RF) sampling in AIS receivers", Proc. SPIE 13442, Fifth International Conference on Signal Processing and Computer Science (SPCS 2024), 134421J (3 January 2025); https://doi.org/10.1117/12.3053061
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Tunable filters

Signal filtering

Signal processing

Artificial intelligence

Optical filters

Electronic filtering

Design

Back to Top