PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
In this paper, we discuss scaled silicon bipolar transistor performance for advanced BiCMOS SRAM applications. In particular, we present experimental results of non-self aligned, single poly emitter bipolar transistors with critical dimensions scaled vertically and laterally. We demonstrate the device performance enhancement by properly scaling and show device design tradeoffs with key bipolar device parameters.
H. Tian,Asanga H. Perera,D. O'Meara,H. De,C. K. Subramanian,P. Rehmann,James D. Hayden, andNorm Herr
"Silicon bipolar transistor scaling for advanced BiCMOS SRAM applications", Proc. SPIE 3212, Microelectronic Device Technology, (27 August 1997); https://doi.org/10.1117/12.284616
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
H. Tian, Asanga H. Perera, D. O'Meara, H. De, C. K. Subramanian, P. Rehmann, James D. Hayden, Norm Herr, "Silicon bipolar transistor scaling for advanced BiCMOS SRAM applications," Proc. SPIE 3212, Microelectronic Device Technology, (27 August 1997); https://doi.org/10.1117/12.284616