Paper
1 September 1998 Formal specification and verification of hardware designs
S. Ramesh, S.S.S.P Rao, G. Sivakumar, Purandar Bhaduri
Author Affiliations +
Abstract
Designing modern processors is a great challenges as they involve millions of components. Traditional techniques of testing and simulation do not suffice as the amount of testing required is quite enormous. Design verification is an effective alternative technique for increasing the confidence in the design. Formal verification involves checking whether the system being verified behaves as per the specification using mathematical techniques. In this paper we describe some techniques for enhancing the use of formal methods for the specification and verification of hardware system. We examine how the language Esterel can be used to specify and verify properties of pipelined microprocessor. We also discuss methods for taking hardware descriptions of simple circuits written in VHDL and automatically generating the inputs needed by a theorem prover to prove properties of the circuit.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
S. Ramesh, S.S.S.P Rao, G. Sivakumar, and Purandar Bhaduri "Formal specification and verification of hardware designs", Proc. SPIE 3412, Photomask and X-Ray Mask Technology V, (1 September 1998); https://doi.org/10.1117/12.328817
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Logic

Process control

Control systems

Microelectromechanical systems

Signal generators

Clocks

Photomasks

RELATED CONTENT

Principle and control of a multipoint magnetic inclinometer
Proceedings of SPIE (September 22 1993)
An open source synthesisable model in VHDL of a 64...
Proceedings of SPIE (January 11 2007)
Mobility management in mobile IP
Proceedings of SPIE (July 01 2002)
Thick resist for MEMS processing
Proceedings of SPIE (November 21 2001)

Back to Top