Paper
26 October 2004 A comparative study of modular adders
Author Affiliations +
Abstract
This paper presents the methods we used to achieve an exhaustive comparison of specific arithmetic operators and the result of this comparative study. The operators we were interested in are modular adders that can be used for Residue Number System (RNS) processors. RNS arithmetic provides an alternative way to produce highly effective multiplication and addition and are, therefore, of great interest for signal processing processors. As modular adders are at the root of any RNS processor, attention must be payed to their design. We expose three different existing designs for such adders and through the construction and use of generators that produce 0.35μ standard cell architectures, we synthesized those three designs for all odd moduli from 4 to 15 bits and measured their performance. Performance was measured after placement and routing of those operators providing precise results. The exhaustive data obtained let us compare those three designs based on size, speed or any combination of those two fore-mentioned factors. Eventually this study gives clues on choosing a specific modular adder for a given modulus and also for choosing the best candidates for a well balanced residue base (i.e. choosing a good set of moduli). Furthermore, it shows that the described parallel modular adder is generally the best choice.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Laurent-Stephane Didier and Pierre-Yves H. Rivaille "A comparative study of modular adders", Proc. SPIE 5559, Advanced Signal Processing Algorithms, Architectures, and Implementations XIV, (26 October 2004); https://doi.org/10.1117/12.559379
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Radon

Transistors

Multiplexers

Signal processing

Very large scale integration

Digital signal processing

Associative arrays

RELATED CONTENT

Xputer use in image processing and digital signal processing
Proceedings of SPIE (September 01 1990)
The Residue Number System For VLSI Signal Processing
Proceedings of SPIE (April 04 1986)
Some improvements on RNS Montgomery modular multiplication
Proceedings of SPIE (November 13 2000)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 25 1988)
Redundant finite rings for fault-tolerant signal processors
Proceedings of SPIE (October 28 1994)
VLSI digital signal processing: some arithmetic issues
Proceedings of SPIE (October 22 1996)

Back to Top