A Hardware Design For Fast 2-D Percentile Filtering

R. P. W. Duin; H. Haringa; R. Zeelen

doi:10.1117/12.952285

21 April 1986 A Hardware Design For Fast 2-D Percentile Filtering

R. P. W. Duin, H. Haringa, R. Zeelen

Proceedings Volume 0596, Architectures and Algorithms for Digital Image Processing III; (1986) https://doi.org/10.1117/12.952285
Event: 1985 International Technical Symposium/Europe, 1985, Cannes, France

Abstract

A hardware design of a percentile filter for images is discussed. Filtering is based on a binary histogram search which is a fast algorithm, suitable for a flexible hardware implementation. The data acquisition is such that window size, window shape and image boundary conditions can easily be adapted. A prototype has been built on two boards in a VME-bus environment.

Citation Download Citation

R. P. W. Duin, H. Haringa, and R. Zeelen "A Hardware Design For Fast 2-D Percentile Filtering", Proc. SPIE 0596, Architectures and Algorithms for Digital Image Processing III, (21 April 1986); https://doi.org/10.1117/12.952285

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available