Paper
13 October 2005 Low-power realization in main blocks of CMOS APS image sensor
Author Affiliations +
Abstract
This paper addresses the optimization of power at the circuit level in the main blocks of CMOS APS image sensors. A pixel bias current of zero during the readout period is shown to reduce the static power and enhance the settling time of the pixel. A balanced operational transconductance amplifier (OTA) has been demonstrated to be a better candidate as an amplifier when employed in a correlated double sampling (CDS) circuit or as a comparator in an analog-to-digital (A/D) converter, as compared to a Miller two-stage amplifier. Using common-mode feedback (CMFB) in an OTA can further reduce the quiescent power of the amplifier. The low power capability of a CMFB OTA is discussed in this paper by performing a comparison with a conventional OTA using a 0.18 μm technology.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Wei Gao, Edward Shen, and Richard I. Hornsey "Low-power realization in main blocks of CMOS APS image sensor", Proc. SPIE 5969, Photonic Applications in Biosensing and Imaging, 596926 (13 October 2005); https://doi.org/10.1117/12.628590
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Amplifiers

Cadmium sulfide

Image sensors

Transistors

Capacitors

Seaborgium

Synthetic aperture radar

RELATED CONTENT


Back to Top