FPGA based fast synchronous serial multi-wire links synchronization

Krzysztof T. Pozniak

doi:10.1117/12.2036183

25 October 2013 FPGA based fast synchronous serial multi-wire links synchronization

Krzysztof T. Pozniak

Proceedings Volume 8903, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2013; 89032D (2013) https://doi.org/10.1117/12.2036183
Event: Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2013, 2013, Wilga, Poland

Abstract

The paper debates synchronization method of multi-wire, serial link of constant latency, by means of pseudo-random numbers generators. The solution was designed for various families of FPGA circuits. There were debated synchronization algorithm and functional structure of parameterized transmitter and receiver modules. The modules were realized in VHDL language in a behavioral form.

Citation Download Citation

Krzysztof T. Pozniak "FPGA based fast synchronous serial multi-wire links synchronization", Proc. SPIE 8903, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2013, 89032D (25 October 2013); https://doi.org/10.1117/12.2036183

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available