

PROCEEDINGS OF SPIE

DTCO and Computational Patterning

Ryoung-Han Kim
Neal V. Lafferty
Editors

24-28 April 2022
San Jose, California, United States

23-27 May 2022
ONLINE

Sponsored and Published by
SPIE

Volume 12052

Proceedings of SPIE 0277-786X, V. 12052

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

DTCO and Computational Patterning, edited by Ryoung-Han Kim, Neal V. Lafferty, Proc. of SPIE
Vol. 12052, 1205201 · © 2022 SPIE · 0277-786X · doi: 10.1117/12.2643412

Proc. of SPIE Vol. 12052 1205201-1

The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings:

Author(s), "Title of Paper," in *DTCO and Computational Patterning*, edited by Ryoung-Han Kim, Neal V. Lafferty, Proc. of SPIE 12052, Seven-digit Article CID Number (DD/MM/YYYY); (DOI URL).

ISSN: 0277-786X

ISSN: 1996-756X (electronic)

ISBN: 9781510649798

ISBN: 9781510649804 (electronic)

Published by

SPIE

P.O. Box 10, Bellingham, Washington 98227-0010 USA

Telephone +1 360 676 3290 (Pacific Time)

SPIE.org

Copyright © 2022 Society of Photo-Optical Instrumentation Engineers (SPIE).

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of fees. To obtain permission to use and share articles in this volume, visit Copyright Clearance Center at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher.

Printed in the United States of America by Curran Associates, Inc., under license from SPIE.

Publication of record for individual papers is online in the SPIE Digital Library.

**SPIE. DIGITAL
LIBRARY**

SPIDigitalLibrary.org

Paper Numbering: A unique citation identifier (CID) number is assigned to each article in the Proceedings of SPIE at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a seven-digit CID article numbering system structured as follows:

- The first five digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.

Contents

vii *Conference Committee*

DTCO AND STCO I

- 12052 02 **Challenges with SOT-MRAM integration towards N5 node and beyond** [12052-1]
- 12052 03 **A yield prediction model and cost of ownership for productivity enhancement beyond imec 5nm technology node** [12052-2]
- 12052 04 **Zigzag nanosheets transistor introduction: a path for nanosheet FET architecture scalability** [12052-3]
- 12052 05 **Spectrum optimization during SMO: simultaneous source-mask-laser spectrum optimization** [12052-4]

DTCO AND STCO II

- 12052 08 **Design process integration enabling the productivity enhancement for nanoimprint lithography** [12052-7]
- 12052 0A **Machine learning based error classification for curvilinear designs** [12052-8]
- 12052 0B **A machine learning based framework for correcting the interlayer misalignment of physical design in 3D-NAND flash** [12052-9]
- 12052 0C **Design and mask optimization toward low dose EUV exposure** [12052-10]

COMPUTATIONAL PATTERNING

- 12052 0F **Design, patterning, and process integration overview for 2nm node** [12052-13]
- 12052 0G **Computational lithographic study of 0.55 NA EUV single patterning for metal layers for the 2nm logic node and beyond** [12052-14]
- 12052 0H **A novel contrast-aware SMO at 7nm technology node** [12052-16]
- 12052 0I **A novel approach of virtual etch target (VET) for efficient litho-to-etch pattern fidelity correction** [12052-17]

12052 OJ **Computation of transmission cross coefficients for pixelated illumination source [12052-18]**

ADVANCED COMPUTATIONAL VERIFICATION

12052 OK **Machine learning architecture evaluation for fast and accurate weak point detection [12052-29]**

12052 OL **Robust qualification flows for DRC decks using high coverage synthetic layout generation [12052-30]**

12052 OM **Hotspot pattern synthesis using generative network with hotspot probability model [12052-31]**

12052 ON **Smart down-sampling using SONR [12052-32]**

12052 OO **Dynamic pattern match searching flow to enable precise hotspot detection [12052-33]**

12052 OQ **Pareto front optimization for enhanced model prediction accuracy [12052-36]**

AI, DEEP LEARNING AND MACHINE LEARNING

12052 OS **Refragmentation through machine learning classifier for fast and accurate optical proximity correction [12052-20]**

12052 OT **Data augmentation in EUV lithography simulation based on convolutional neural network [12052-21]**

12052 OX **Novel methodology for SRAF placement over a machine learning generated probability map [12052-25]**

12052 OY **Matrix-OPC with fast MEEF prediction using artificial neural network [12052-26]**

12052 OZ **Machine learning OPC with generative adversarial networks [12052-27]**

DESIGN FOR MANUFACTURABILITY AND YIELD

12052 10 **Methodologies to handle large volumes of design and defect data for improved pre-silicon defect prediction [12052-37]**

12052 11 **Retargeting-aware design for manufacturability (DFM) checks using machine learning [12052-38]**

12052 12 **Wafer level analysis and simulation of back end of line chemical mechanical polishing processes [12052-39]**

12052 13 **A machine learning-based solution for modulated image analysis in lithography process stability diagnosis** [12052-41]

POSTER SESSION

12052 14 **Optimization of the EUV mask structures for mitigating the forbidden pitch in 5nm node** [12052-40]

12052 15 **Pattern based automation of ETest gauge checks for MDP** [12052-42]

12052 18 **Source optimization for forbidden pitch resolving in metal layer of 5nm technology node** [12052-45]

12052 1B **Etch proximity correction for dense array patterns** [12052-49]

12052 1C **Effective OPC model calibration using machine learning** [12052-50]

12052 1E **OPC optimization and hotspot detection using pattern diffing** [12052-52]

Conference Committee

Symposium Chairs

Kafai Lai, University of Hong Kong (United States)

Symposium Co-Chair

Qinghuang Lin, LAM Research Corporation (United States)

Conference Chair

Ryoung-Han Kim, IMEC (Belgium)

Conference Co-Chair

Neal V. Lafferty, Mentor, a Siemens Business (United States)

Conference Program Committee

Jason P. Cain, Advanced Micro Devices, Inc. (United States)

Lifu Chang, MOSIS Integrated Circuit Fabrication Service
(United States)

Dan J. Dechene, IBM Thomas J. Watson Research Center
(United States)

Yuri Granik, Siemens Industry Software Inc. (United States)

Harsha Grunes, Intel Corporation (United States)

Srividya Jayaram, Mentor, a Siemens Business (United States)

Sungwoo Ko, SK Hynix, Inc. (Korea, Republic of)

Sachiko Kobayashi, KIOXIA Corporation (Japan)

Kafai Lai, The University of Hong Kong (United States)

Ya-Chieh Lai, Cadence Design Systems, Inc. (United States)

Lars W. Liebmann, TEL Technology Ctr., America, LLC (United States)

Kevin Lucas, Synopsys, Inc. (United States)

Larry Melvin, Intel Corporation (United States)

Shigeki Nojima, KIOXIA Corporation (Japan)

David Z. Pan, The University of Texas at Austin (United States)

Piyush Pathak, Cadence Design Systems, Inc. (United States)

Michael L. Rieger, Consultant (United States)

Vivek K. Singh, Intel Corporation (United States)

Kunal N. Taravade, Synopsys, Inc. (United States)

Chun-Ming Wang, Western Digital Corporation (United States)

Lynn T. Wang, GLOBALFOUNDRIES Inc. (United States)

Yayi Wei, Institute of Microelectronics, Chinese Academy of Sciences
(United States)

Chi-Min Yuan, NXP Semiconductors (United States)

