

PROCEEDINGS OF SPIE


Design for Manufacturability through Design-Process Integration

Alfred K. K. Wong
Vivek K. Singh
Editors

28 February–2 March 2007
San Jose, California, USA

Sponsored and Published by
SPIE—The International Society for Optical Engineering

Cooperating Organization
SEMATECH (USA)



Proceedings of SPIE—The International Society for Optical Engineering, 9780819466402, v. 6521

SPIE is an international technical society dedicated to advancing engineering and scientific applications of optical, photonic, imaging, electronic, and optoelectronic technologies.

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:

Author(s), "Title of Paper," in *Design for Manufacturability through Design-Process Integration*, edited by Alfred K. K. Wong, Vivek K. Singh, Proceedings of SPIE Vol. 6521 (SPIE, Bellingham, WA, 2007) Article CID Number.

ISSN 0277-786X
ISBN 9780819466402

Published by
SPIE—The International Society for Optical Engineering
P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone 1 360/676-3290 (Pacific Time) · Fax 1 360/647-1445
<http://www.spie.org>

Copyright © 2007, The Society of Photo-Optical Instrumentation Engineers

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at <http://www.copyright.com>. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/07/\$18.00.

Printed in the United States of America.

Contents

- ix *Symposium Committees*
xi *Conference Committee*
xiii *Plenary Paper "Lithography Beyond 32nm: a role for imprint?" by Mark Melliar-Smith, Molecular Imprints (USA)*

COMPUTATIONAL LITHOGRAPHY: JOINT SESSION WITH CONFERENCE 6520

- 652102 **Model-based assist feature generation** [6521-22]
B. Yenikaya, A. Sezginer, Invarium, Inc. (USA)
- 652103 **Three-dimensional mask effect approximate modeling for sub-50-nm node device OPC** [6521-23]
S. Suh, S. Lee, K. Back, S. Lee, Y. Kim, S. Kim, Y.-J. Chun, Samsung Electronics Co., Ltd. (South Korea)

KEYNOTE PRESENTATION

- 652104 **Collaborative platform, tool-kit, and physical models for DfM (Invited Paper)** [6521-01]
A. Neureuther, W. Poppe, J. Holwill, E. Chin, L. Wang, J.-S. Yang, M. Miller, D. Ceperley, C. Clifford, K. Kikuchi, J. Choi, D. Dornfeld, P. Friedberg, C. Spanos, Univ. of California, Berkeley (USA); J. Hoang, J. Chang, Univ. of California, Los Angeles (USA); J. Hsu, D. Graves, A. C. F. Wu, M. Lieberman, Univ. of California, Berkeley (USA)

LAYOUT VERIFICATION

- 652106 **Lithography simulation in DfM: achievable accuracy versus requirements** [6521-03]
S. Mansfield, I. Graur, G. Han, J. Meiring, L. Liebmann, D. Chidambarrao, IBM Corp. (USA)
- 652107 **Structural failure prediction using simplified lithography simulation models** [6521-05]
P. Niedermaier, T. Roessler, Qimonda AG (Germany)

Pagination: Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon they are published online, and connects the same identifier to all online, print, and electronic versions of the publication.

SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc.

The CID number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages.

- 652108 **Unified process-aware system for circuit layout verification** [6521-06]
J. A. Torres, F. G. Pikus, Mentor Graphics Corp. (USA)
- 652109 **Double patterning design split implementation and validation for the 32nm node** [6521-07]
M. Drapeau, Synopsys, Inc. (Canada); V. Wiaux, E. Hendrickx, S. Verhaegen, IMEC (Belgium); T. Machida, Renesas Technology Corp. (Japan)
- 65210A **DRC Plus: augmenting standard DRC with pattern matching on 2D geometries** [6521-08]
V. Dai, J. Yang, N. Rodriguez, L. Capodiecici, AMD, Inc. (USA)

LAYOUT OPTIMIZATION

- 65210B **Process window aware layout optimization using hot spot fixing system** [6521-09]
S. Kobayashi, S. Kyoh, T. Kotani, S. Inoue, Toshiba Corp. (Japan)
- 65210C **Automated full-chip hotspot detection and removal flow for interconnect layers of cell-based designs** [6521-10]
E. Roseboom, AMD Corp. (USA); M. Rossman, Cadence Design Systems (USA); F.-C. Chang, P. Hurat, Clear Shape Technologies (USA)
- 65210D **Model-assisted routing for improved lithography robustness** [6521-11]
T. Kong, H. Leung, V. Raghavan, A. K. Wong, S. Xu, Magma Design Automation, Inc. (USA)
- 65210E **Model-based approach for design verification and co-optimization of catastrophic and parametric-related defects due to systematic manufacturing variations** [6521-12]
D. Perry, M. Nakamoto, Qualcomm, Inc. (USA); N. Verghese, P. Hurat, R. Rouse, Clear Shape Technologies (USA)

PROCESS-AWARE TIMING AND POWER ANALYSIS

- 65210F **Context-specific leakage and delay analysis of a 65nm standard cell library for lithography-induced variability** [6521-13]
D. Tsien, United Microelectronics Corp., USA (USA); C. K. Wang, United Microelectronics Corp. (Taiwan); Y. Ran, P. Hurat, N. Verghese, Clear Shape Technologies (USA)
- 65210G **Patterning effect and correlated electrical model of post-OPC MOSFET devices** [6521-14]
Y. C. Cheng, T. H. Ou, M. H. Wu, W. L. Wang, J. H. Feng, W. C. Huang, C. M. Lai, R. G. Liu, Y. C. Ku, Taiwan Semiconductor Manufacturing Co. (Taiwan)
- 65210H **Coupling-aware mixed dummy metal insertion for lithography** [6521-15]
L. Deng, M. D. F. Wong, Univ. of Illinois at Urbana-Champaign (USA); K.-Y. Chao, Intel Corp. (USA); H. Xiang, IBM Corp.(USA)
- 65210I **Prediction of interconnect delay variations using pattern matching** [6521-16]
E. Y. Chin, J. A. Holwill, A. R. Neureuther, Univ. of California, Berkeley (USA)
- 65210J **OPC to reduce variability of transistor properties** [6521-17]
K. Koike, K. Nakayama, K. Ogawa, H. Ohnuma, Sony Corp. (Japan)

DFM EFFICIENCY

- 65210K **Improving the power-performance of multicore processors through optimization of lithography and thermal processing (Invited Paper)** [6521-18]
A. H. Gabor, T. Brunner, S. Bukofsky, S. Butt, F. Clougherty, S. Deshpande, T. Faure, O. Gluschenkov, K. Greene, J. Johnson, N. Le, P. Lindo, A. P. Mahorowala, H.-J. Nam, D. Onsongo, D. Poindexter, J. Rankin, N. Rohrer, S. Stiffler, A. Thomas, H. Utomo, IBM Corp. (USA)
- 65210L **Cost-performance tradeoff between design and manufacturing: DfM or MfD? (Invited Paper)** [6521-19]
A. Balasinski, J. Cetin, Cypress Semiconductor (USA); L. Karklin, Sagantec Corp. (USA)
- 65210M **Hardware verification of litho-friendly design (LfD) methodologies** [6521-20]
R. März, K. Peter, S. Gröndahl, K. Keiner, Infineon Technologies AG (Germany); B. I. Choi, S. F. Quek, M. C. Yeo, N. S. Chen, S. M. Goh, Chartered Semiconductor Manufacturing, Ltd. (Singapore)
- 65210N **Lithography and yield sensitivity analysis of SRAM scaling for the 32nm node** [6521-21]
A. Nackaerts, S. Verhaegen, IMEC (Belgium); M. Dusa, H. Kattouw, F. van Bilsen, ASML Netherlands B.V. (Netherlands); S. Biesemans, G. Vandenbergh, IMEC (Belgium)

POSTER SESSION

- 65210O **Litho aware method for circuit timing/power analysis through process** [6521-24]
R. S. Fathy, M. Al-Imam, H. Diab, M. M. Fakhry, Mentor Graphics Corp. (Egypt); J. A. Torres, B. Graupp, J. M. Brunet, Mentor Graphics Corp. (USA); M. S. Bahnas, Mentor Graphics Corp. (Egypt)
- 65210P **Circuit size optimization with multiple sources of variation and position dependant correlation** [6521-25]
Q. Y. Tang, P. Friedberg, G. Cheng, C. J. Spanos, Univ. of California, Berkeley (USA)
- 65210Q **Multidimensional physical design optimization for systematic and parametric yield loss reduction** [6521-26]
L. N. Karklin, A. Arkhipov, Y. Belenky, C. Decoin, D. Lay, V. Manuylov, C. Zelnik, Sagantec North America, Inc. (USA); B. W. Watson, J. Willekens, Sagantec Netherlands (Netherlands)
- 65210R **Highly accurate model-based verification using SEM image calibration method** [6521-27]
B. Cho, D. Park, D. Chang, J. Choi, C.-K. Kim, D. Yim, Hynix Semiconductor, Inc. (South Korea); J.-B. Kim, Brion Technology (USA)
- 65210S **The study for increasing efficiency of OPC verification by reducing false errors from bending pattern by using different size of CD error non-checking area with various corner lengths** [6521-28]
S.-U. Lee, Y.-S. Lee, J. Kim, K. Kim, Dongbu Electronics (South Korea)
- 65210T **DFM flow by using combination between design-based metrology system and model-based verification at sub-50nm memory device** [6521-29]
C. Kim, J. Kim, J. Choi, H. Yang, D. Yim, J. Kim, Hynix Semiconductor, Inc. (South Korea)

- 65210U **Application of enhanced dynamic fragmentation to minimize false error from post OPC verification** [6521-30]
J.-H. Kang, S. Lee, J. Kim, K. Kim, Dongbu Electronics (South Korea)
- 65210V **Pattern decomposition for double patterning from photomask viewpoint** [6521-31]
N. Toyama, T. Adachi, Y. Inazuki, T. Sutou, Y. Morikawa, H. Mohri, N. Hayashi, Dai Nippon Printing Co., Ltd. (Japan)
- 65210W **Impacts of optical proximity correction settings on electrical performances** [6521-32]
M.-F. You, P. C. W. Ng, Y.-S. Su, K.-Y. Tsai, Y.-C. Lu, National Taiwan Univ. (Taiwan)
- 65210Y **Lithography enhanced manufacturability analysis by using multilevel simulated contours** [6521-34]
B.-S. Seo, W.-H. Choi, J.-W. Park, S.-S. Woo, S.-H. Lee, Samsung Electronics Co., Ltd. (South Korea)
- 65210Z **Scanner-characteristics-aware OPC modeling and correction** [6521-35]
J. K. Tyminski, Nikon Precision, Inc. (USA); Q. Zhang, K. Lucas, Synopsys, Inc. (USA); L. Depre, Synopsys, Inc. (France); P. VanAdrichem, Synopsys, Inc. (USA)
- 652111 **Wire sizing and spacing for lithographic printability optimization** [6521-37]
K. Cao, J. Hu, M. Cheng, Texas A&M Univ. (USA)
- 652112 **A rigorous method to determine printability of a target layout** [6521-38]
B. Yenikaya, A. Sezginer, Invarium, Inc. (USA)
- 652113 **Double patterning technology: process-window analysis in a many-dimensional space** [6521-39]
A. Sezginer, B. Yenikaya, Invarium, Inc. (USA)
- 652114 **Novel technique to separate systematic and random defects during 65nm and 45nm process development** [6521-40]
J. H. Yeh, United Microelectronics Corp. (Taiwan); A. Park, KLA-Tencor Corp. (USA)
- 652115 **Intelligent fill pattern and extraction methodology for sensitive RF/analog or SoC products** [6521-41]
A. Balasinski, J. Cetin, Cypress Semiconductor (USA); A. Kahng, Blaze DFM, Inc. (USA) and Univ. of California, San Diego (USA)
- 652116 **Scanner parameter sensitivity analysis for OPE** [6521-42]
T. Matsuyama, T. Nakashima, T. Fujiwara, Y. Ishii, Nikon Corp. (Japan)
- 652117 **OPC and design verification for DFM using die-to-database inspection** [6521-44]
J. Kim, H. Yang, J. Song, D. Yim, J. Kim, Hynix Semiconductor, Inc. (South Korea); T. Hasebe, M. Yamamoto, NanoGeometry Research, Inc. (Japan)
- 652118 **Self-assembled dummy patterns for lithography process margin enhancement** [6521-45]
J. Moon, B.-S. Nam, J.-H. Jeong, B.-H. Nam, D. G. Yim, Hynix Semiconductor, Inc. (South Korea)
- 652119 **Modeling spatial gate length variation in the 0.2 μ m to 1.15 μ m separation range** [6521-46]
P. Friedberg, Univ. of California, Berkeley (USA); W. Cheung, Columbia Univ. (USA); G. Cheng, Q. Y. Tang, C. J. Spanos, Univ. of California, Berkeley (USA)

- 65211B **Novel method for quality assurance of two-dimensional pattern fidelity** [6521-48]
S. Maeda, R. Ogawa, Toshiba Corp. (Japan); S. Shibazaki, Toshiba Microelectronics Corp. (Japan); T. Nakajima, Toshiba I. S. Corp. (Japan)
- 65211C **A systematic approach for capturing interconnects hot spots** [6521-49]
M. Al-Imam, H. Y. Liao, J. Schacht, Mentor Graphics Corp. (USA); T. H. Wu, C. W. Huang, S. Y. Huang, P. R. Tsai, C. H. Yang, United Microelectronics Corp. (Taiwan)
- 65211D **Ensuring production-worthy OPC recipes using large test structure arrays** [6521-50]
C. Cork, Synopsys SARL (France); R. Zimmermann, Synopsys GmbH (Germany); X. Mei, Synopsys (Singapore); A. Shahin, Synopsys Israel, Ltd. (Israel)
- 65211E **Intelligent visualization of lithography violations** [6521-51]
D. Ziger, Synopsys, Inc. (USA)
- 65211F **Production-worthy OPC verification methods for protecting against process variability** [6521-52]
J. A. Bruce, IBM. Corp. (USA); N. Chen, Advanced Micro Devices, Inc. (USA); V. Chinta, R. De La Cruz, Y.-S. Lin, IBM. Corp. (USA)
- 65211G **Automatic OPC mask shape repair** [6521-53]
J. Word, D. Dudau, N. Cobb, Mentor Graphics Corp. (USA)
- 65211H **SOFT: smooth OPC fixing technique for ECO process** [6521-54]
H. Zhang, Z. Shi, Zhejiang Univ. (China)
- 65211I **The accuracy of a calibrated PROLITH physical resist model across illumination conditions** [6521-55]
J. J. Biafore, S. A. Robertson, M. D. Smith, C. Sallee, KLA-Tencor Corp. (USA)
- 65211J **Feedback flow to improve model-based OPC calibration test patterns** [6521-56]
W. A. Tawfic, M. Al-Imam, K. Madkour, R. Fathy, Mentor Graphics Corp. (Egypt); I. Kusnadi, G. E. Bailey, Mentor Graphics Corp. (USA)
- 65211K **Double pattern EDA solutions for 32nm HP and beyond** [6521-57]
G. E. Bailey, A. Tritchkov, J.-W. Park, L. Hong, Mentor Graphics Corp. (USA); V. Wiaux, E. Hendrickx, S. Verhaegen, IMEC (Belgium); P. Xie, Mentor Graphics Corp. (USA); J. Versluijs, IMEC (Belgium)
- 65211L **Optimizing gate layer OPC correction and SRAF placement for maximum design manufacturability** [6521-58]
T. Brist, L. Hong, A. Yehia, T. Tawfik, S. Shang, K. Sakajiri, J. L. Sturtevant, Mentor Graphics Corp. (USA)
- 65211M **Assist features for modeling three-dimensional mask effects in optical proximity correction** [6521-61]
Q. Yan, Z. Deng, J. Shiely, L. Melvin, Synopsys, Inc. (USA)
- 65211N **Circuit-based SEM contour OPC model calibration** [6521-62]
K. Patterson, J. Vasek, C. M. Yuan, Freescale Semiconductor, Inc. (USA); G. E. Bailey, I. Kusnadi, T. Do, J. L. Sturtevant, Mentor Graphics Corp. (USA)

- 65211O **Boundary-based cellwise OPC for standard-cell layouts** [6521-63]
D. M. Pawlowski, L. Deng, M. D. F. Wong, Univ. of Illinois at Urbana-Champaign (USA)
- 65211P **Statistical analysis of gate CD variation for yield optimization** [6521-64]
J. Holwill, Univ. of California, Berkeley (USA); J. Kye, Y. Zou, Advanced Micro Devices (USA)
- 65211Q **Minimizing poly end cap pull back by application of DFM and advanced etch approaches for 65nm and 45nm technologies** [6521-65]
R. Callahan, G. Grasshoff, S. Roling, AMD Saxony Manufacturing GmbH (Germany);
J. Shannon, Advanced Micro Devices (USA); A. Nomura, AMD Saxony Manufacturing GmbH (Germany); S. N. McGowan, C. E. Tabery, Advanced Micro Devices (USA);
K. Romero, AMD Saxony Manufacturing GmbH (Germany)
- 65211R **Real-time VT5 model coverage calculations during OPC simulations** [6521-66]
I. Graur, S. Mansfield, IBM Corp. (USA); M. Gheith, M. Al-Imam, Mentor Graphics Corp. (Egypt)
- 65211S **A simple and practical approach for building lithography simulation models using a limited set of CD data and SEM pictures** [6521-67]
Y. Wang, J. Ho, Xilinx, Inc. (USA); B. Lin, C.-L. Lin, Y.-C. Sheng, Y. Gong, S. Hsu, United Microelectronics Corp. (Taiwan); K. Wu, Anchor Semiconductor, Inc. (USA)
- 65211T **More on accelerating physical verification using STPRL: a novel language for test pattern generation** [6521-68]
A. Nouh, Mentor Graphics Corp. (Egypt)
- 65211U **DRC and mask friendly pattern and probe aberration monitors** [6521-69]
J. Holwill, A. R. Neureuther, Univ. of California, Berkeley (USA)
- 65211V **Mask manufacturing rules checking (MRC) as a DFM strategy** [6521-70]
P. Buck, R. Gladhill, J. Straub, Toppan Photomasks, Inc. (USA)
- 65211W **Design for manufacturing approach to second level alternating phase shift mask patterning** [6521-72]
S. Henrichs, M. Chandramouli, M. C. Tsai, Intel Corp. (USA)

Author Index

Symposium Committees

Symposium Chair

Roxann L. Engelstad, University of Wisconsin/Madison (USA)

Symposium Cochair

Christopher J. Progler, Photronics, Inc. (USA)

Technical Organizing Committees

Executive Committee

John A. Allgair, SEMATECH, Inc. (USA) and Freescale Semiconductors (USA)

Chas N. Archie, IBM Corporation (USA)

Roxann L. Engelstad, University of Wisconsin/Madison (USA)

Donis G. Flagello, ASML US, Inc. (USA)

Clifford L. Henderson, Georgia Institute of Technology (USA)

Michael J. Lercel, SEMATECH (USA) and IBM Corporation (USA)

Harry J. Levinson, Advanced Micro Devices, Inc. (USA)

Qinghuang Lin, IBM Thomas J. Watson Research Center (USA)

Christopher J. Progler, Photronics, Inc. (USA)

Franklin M. Schellenberg, Mentor Graphics Corporation (USA)

Vivek K. Singh, Intel Corporation (USA)

Alfred K. K. Wong, Magna Design Automation, Inc. (USA)

Advisory Committee

Robert D. Allen, IBM Almaden Research Center (USA)

William H. Arnold, ASML Netherlands B.V. (Netherlands)

Timothy A. Brunner, IBM Thomas J. Watson Research Center (USA)

Ralph R. Dammel, AZ Electronic Materials USA Corporation (USA)

Roderick R. Kunz, MIT Lincoln Laboratory (USA)

Harry J. Levinson, Advanced Micro Devices, Inc. (USA)

Burn Lin, Taiwan Semiconductor Manufacturing Company, Ltd. (Taiwan)

Chris A. Mack, LithoGuru.com

Victor Pol, Freescale Semiconductor, Inc. (USA)

Michael T. Postek, National Institute of Standards and Technology (USA)

Luc Van den Hove, IMEC (Belgium)

C. Grant Willson, The University of Texas at Austin (USA)

Anthony Yen, Taiwan Semiconductor Manufacturing Company, Ltd. (Taiwan) and Cymer, Inc. (USA)

Conference Committee

Conference Chair

Alfred K. K. Wong, Magma Design Automation (USA)

Conference Cochair

Vivek K. Singh, Intel Corporation (USA)

Program Committee

Juan Antonio Carballo, IBM Corporation (USA)
Hiroichi Kawahira, Sony Corporation (Japan)
Lars W. Liebmann, IBM Microelectronics Division (USA)
Mark E. Mason, Texas Instruments, Inc. (USA)
Kevin M. Monahan, KLA-Tencor Corporation (USA)
Michael L. Rieger, Synopsys, Inc. (USA)
John L. Sturtevant, Mentor Graphics Corporation (USA)
Dennis M. Sylvester, University of Michigan (USA)
Jörg Thiele, Qimonda AG (Germany)

Session Chairs

Computational Lithography (Joint Session with Conference 6520)

Alfred K. K. Wong, Magma Design Automation (USA)

Donis G. Flagello, ASML US, Inc. (USA)

- 1 Keynote Presentation
Alfred K. K. Wong, Magma Design Automation (USA)
- 2 Layout Verification
Hiroichi Kawahira, Sony Corporation (Japan)
Michael L. Rieger, Synopsys, Inc. (USA)
- 3 Layout Optimization
Jörg Thiele, Qimonda AG (Germany)
John L. Sturtevant, Mentor Graphics Corporation (USA)
- 4 Process-Aware Timing and Power Analysis
Lars W. Liebmann, IBM Microelectronics Division (USA)
Dennis M. Sylvester, University of Michigan (USA)
- 5 DFM Efficiency
Kevin M. Monahan, KLA-Tencor Corporation (USA)
Vivek K. Singh, Intel Corporation (USA)

Poster Session

Mark E. Mason, Texas Instruments, Inc. (USA)

Lithography Beyond 32nm – A Role for Imprint?

Mark Melliar-Smith

Molecular Imprints, 1807C West Braker Lane, Austin, Texas 78758

mark@molecularimprints.com

Abstract

Imprint lithography has been used since the application of the Chinese wax seal to authenticate official documents. In the past century the resolution of the technology has been driven through commercial applications such as vinyl records, CDs and more recently by high definition DVDs. In the past decade, high resolution imprinting has extended the resolution down to sub 10nm features and this fact, coupled with the low cost of the tool, make it attractive as an alternative to other lithographic technologies.

More recently the evolution of imprint lithography from thermal imprinting to UV cured materials, has allowed the technology to operate at room temperature (allowing tight overlay) and low material viscosities (important for high throughput), opening up the potential for CMOS applications. This paper will discuss recent progress in align/overlay, throughput, defect density, materials and the availability of sub 20nm templates, along with tool developments, that make the technology a viable option for advanced CMOS beyond 32nm HP design nodes.

In addition, imprint lithography is being developed for other large electronic markets such as bit patterned media (BPM) for disk drives, and photonic crystals to increase the brightness and efficiency of LEDs used for solid state lighting, both of which applications are likely to go into production ahead of sub 32nm CMOS. Since overlay requirements are significantly less, whole wafer (as opposed to step and repeat) imprinting is used for these applications, and the presentation will discuss the synergies with CMOS imprint technology.

Key words: Imprints lithography, photolithography, bit patterned media, photonic crystals,

1. Introduction

Despite the remarkable progress made in the past decade in extending optical lithography to deep sub-wavelength imaging, the limit for the technology seems to be fast approaching. At 22nm half pitch design rules, neither very high NA tools (NA 1.6), nor techniques such as double patterning, are likely to be sufficient. The extension of photon based systems to EUV remains very challenging, and this has opened up the opportunity for imprint lithography as a very viable NGL alternative.

Small feature imprint lithography has existed for several years.⁽¹⁻⁷⁾ The original technique involved the use of a patterned template which is impressed onto a thermo plastic material and, with the combination of heat and pressure, the pattern in the template was transferred to the substrate.⁽²⁾ Compact disks were one of the early applications for the technology. Recently the technique has been significantly improved with the development of Step and Flash Imprint Lithography (S-FILTM).⁽¹⁾ This technique was invented by Professors Grant Willson and SV Sreenivasan at the University of Texas, and involves deposition of a low viscosity monomer on the substrate, lowering a template into the fluid which then flows into the patterns of the template. Following this fill step, the monomer is exposed to UV light to cross-link it and convert it into a solid, and the template is removed leaving the solid pattern on the substrate.^(1,3) The advantages of this development (low pressure imprinting, low viscosity template filling and room temperature operation) make it uniquely capable for CMOS applications. Although this paper, and this conference, are largely focused on CMOS, it is worth noting that imprint technology can also be used in a wide variety of other advanced applications, many of which are only commercially viable given the availability of low cost (sub \$2M) tools capable of delivering sub 50nm features. These applications include the use of photonic bandgap crystals to

enhance LED efficiency and brightness, patterned media for disk drives, polarizers for projection optical engines and a wide variety of other electronic and photonic devices. For most of these applications the capital cost of 193nm immersion lithography is commercially untenable, even assuming that the required resolution limits could be reached.

The purpose of this paper is to describe the recent advances in imprint lithography with particular reference to its application for silicon integrated circuits.

2. Imprint Technology for CMOS Applications

The S-FIL process is shown schematically in Figure 1. The process starts with a template made from a standard 6025 photomask blank, with the pattern etched into the glass using the same technology that is used for phase shift masks. An array of pico-liter sized drops of a low viscosity monomer, are spread across the field being imprinted and the template lowered onto the drops. When the surface tension of the liquid has been broken, capillary action draws the fluid into the template features. Once filling is complete, ultraviolet light, passing through the glass template, is used to cross link the monomer and convert it to a solid. The template can then be withdrawn and the process repeated on the next field.

The use of a low viscosity liquid has several advantages over spin-on films. Firstly, the lower viscosity of the liquid means that material movement and filling of the template are faster, particularly since the drop pattern density can be matched to the pattern density on the template. Secondly the process is intrinsically lower pressure – in fact controlled by capillary action, which also assures that the fluid does not spread outside of the template field. Finally, the use of the “drop on demand” technique prevents the requirement that spin coated wafers be passed into the tool – avoiding the problems of materials evaporation, particle collection on “wet” wafers and the need for a linked track. Since the pattern is “fixed” by UV light, the whole process can be completed at a controlled temperature allowing tight overlay between levels.

Molecular Imprints has commercialized the S-FIL technology, offering a CMOS compatible imprint tool – the Imprio-250™ - which has been designed to take advantage of this type of imprint lithography, and offers the capability of mix and match with 193nm optical lithography with a 26mmx33mm field size, alignment/overlay and magnification control, automated imprint and FOUP to FOUP wafer handling. A photograph of the Imprio-250 is shown in Figure 2.

3. The Advantages and Challenges for Imprint Lithography

Imprint lithography has a number of distinct advantages over photolithography when used for CMOS applications. These include:

(i) Lithographic capability

The imprint process appears to perfectly replicate the template. In consequence the template controls the resolution, line edge roughness and CD control of the imprinted pattern. Since the template has to be only written once, great care can be taken to assure its fidelity. Resolution limits appear to be less than 5nm. An example of research work from the University of Illinois⁽⁷⁾ is shown in Figure 3, where a carbon nano-tube based template was replicated – if not perfectly. Since the monomer is of low molecular weight and is physically constrained by the template during solidification, there are none of the resolution/LER issues of molecular size, acid diffusion or areal image that are present in optical lithography. Other data/examples of lithographic quality are shown in Figures 10,12 & 13 and are discussed later in the text.

- (ii) No OPC/RET/MEEF or design rule restrictions

Since the template is faithfully replicated by the imprint process – topics such as OPC and MEEF have no meaning in imprint lithography. While manufacturing a 1x template does present some additional challenges – it provides the device designer with complete freedom to design circuits without any lithography based design rules, freeing the designer from optical modeling artifacts. It is truly a “what you see is what you get” technology.

- (iii) Lower capital cost

Since imprint tools lack the very complex lens and mirror systems inherent in photon based technologies, nor the need for a linked track, nor the requirement for vacuum and complex sources in EUV, the cost of the tools are significantly less than their competition. In addition, since they are largely mechanical tools, the build times are markedly less.

- (iv) 3D printing

Since multi-level or curved features can be built into the templates, the technology has the capability for three-dimensional printing. This has the potential to extend the technology well beyond simple resist and etch capability and into the realm of single step imprinting of dual damascene structures (multilevel features) or direct imprinting of micro-lenses for CMOS imaging devices (curved features). These applications will be discussed later in the paper.

However, as might be expected, these advantages also come with a set of companion challenges. Confronting the technical challenges listed below is the topic of the main portion of this text, but they are listed below in summary form and to provide balance to the advantages.

- (i) 1x templates – higher resolution, image placement and defect requirements as compared to 4x photomasks
- (ii) Defect concerns – near contact printing
- (iii) Throughput – in contrast to photolithography that simply requires exposure for each field, imprint requires not only exposure, but also material dispense, template fill, and field by field alignment.
- (iv) Overlay – issues of mechanical magnification control

4. Technical Progress in Imprint Lithography for CMOS Applications

4.1 Templates

Imprint lithography uses templates made with commercial photomask materials and processes. This is a significant advantage relative to previous NGL technologies (X-Ray Proximity and Electron Beam Projection) that struggled with membrane based masks, or even EUV that requires new substrates and reflecting metal films. However, the 1X requirement does test resolution related issues – although not as near to the 4X that might come to mind. The advent of OPC features, which will soon be no more than 1.3x the minimum feature size on the wafer ⁽⁸⁾ are accelerating the resolution of mask ebeam writers. In addition for imprint templates, since the chrome is only being used as an etch mask (no optical opacity requirements), it is possible to use thinner chrome and ebeam resist than is typical to push resolution down to the required 1x. Image placement is also an issue for a 1x technology, but again, the approaching application of double patterning for 193nm immersion is pressing the existing photomask industry to meet very tight image placement specifications, even for nominally 4x photomasks.

Using commercially available VSB mask writers, imprint templates are already being written down to 35nm dimensions, with very high quality, as shown in Figure 4a⁽⁹⁾. For higher resolution applications, imprint templates can be written with variants of ebeam direct write tools,⁽¹⁰⁾ usually Gaussian Beam systems. These tools have unparalleled resolution, and can easily produce templates with dimensions of less than 20nm as shown in Figure 4b⁽¹¹⁾ providing an imprint resolution capability well beyond that possible with existing optical technologies.

However resolution is not the only issue for ebeam pattern generators, although it is the most compelling one for device/process development engineers pushing down below 30nm. Photomask write times have been rising rapidly in the past few years – victims of the huge data files required for advanced OPC. Templates have certain advantages in this area. Firstly there are no OPC features required, significantly reducing the number of shots required, and secondly, the area to be written is also a lot smaller. In addition, it is possible to “replicate” template patterns. In this process a single die template is made using an ebeam pattern generator, and then an imprint tool, such as the Imprio-250, is used to replicate this die to create a full field template containing multiple die. For a high volume runner, with four die per field and requiring five mask sets, the effective ebeam write acceleration would be a factor of 20 (four die X five mask sets). This technique has been used in the past for whole wafer, non-CMOS, imprint applications, and an example of the efficacy of the replication process is shown in Figure 5. The potential for lowering write times for imprint templates is important since it opens up the potential to use less sensitive ebeam resists to make the templates. This in turn allows templates with superior line edge roughness and higher resolution.

Template inspection and repair is also an issue since printable features are four times smaller than those for photomasks. To date the most sensitive template inspection techniques have used 1x wafer inspection tools. The KLA ES-32 tool has proved to be effective⁽¹²⁾ in detecting sub 50nm defects using a die to die approach as shown in Figure 6a. For die to data base results, NGR⁽¹³⁾ has been able to detect 20nm defects using its 2100 tool, as shown in Figure 6b. Repair of template defects can either be completed by mechanical removal of excess material⁽¹⁴⁾ using a Rave 650NM tool, or by replacing missing material using a Nowatech MeRiTMG ebeam⁽¹⁵⁾ enhanced deposition system. Examples of repair are shown in Figure 7. In the case of imprinting, the repairs are required to fill or remove material to a particular thickness, in contrast to a particular optical opacity. Small variations away from the nominal required dimensions are acceptable since this would simply mean that the imprinted resist thickness was slightly different from nominal.

4.2 Alignment and Overlay

All imprint tools for CMOS applications must be designed to mix and match with existing 193nm optical lithography tools. This requires a step and repeat tool with a 26mmx33mm field size, alignment marks that fit into 75µm streets, alignment systems with sufficient contrast and show overlay results on top of 193nm printed under-layers.

The Imprio-250 uses a field by field alignment system, originally conceived for use in X-ray proximity printing, an earlier NGL technology.⁽¹⁶⁾ This does not add to the imprint time since the alignment occurs during the time that the fluid is filling the template features. The “in liquid” align has the advantage that the imprint fluid acts both as a vibration damper and also a lubricant to facilitate the small motions required between the template and the substrate during alignment, reducing stiction effects.

Since the template and substrate are in close proximity (<10µm) during the alignment process, it is practical to capture the relative positioning error between two matching alignment marks using a Moiré image based technique^(16, 17). The advantage of using a 1st order Moiré image based technique is that it can provide high resolution alignment data using a low NA imaging unit (<0.05) without blocking the UV beam path. The alignment system utilizes multiple imaging units that can capture not only x, y, theta but also magnification errors. Utilizing the gap insensitiveness of the 1st order Moiré,^(16, 18) alignment data can be captured throughout the template fill step and corresponding correction motions are accomplished in a

parallel manner. This system has demonstrated better than 1nm sensitivity of the alignment and positioning system. ^(16, 18)

Magnification correction is achieved by mechanically compressing the template. Positive magnification can be achieved by writing the template 5ppm oversize and releasing the compression. In this way the required +/- 5ppm can be obtained. Since the distortion is this small, well within the elastic regime of the material, it is perfectly reversible. A multi-point forcing mechanism was developed⁽¹⁹⁾ that can induce optimized vectors of correction forces along the periphery of the template. Such an optimized forcing vector for the mag/distortion correction is computed using multiple relative position data between the template and the wafer that are captured using the alignment system described above. When n-points of forcing per template side are utilized, a vector with a 4n-3 controllability, where 3 stands for three constraints, is available. Therefore, a typical alignment for x, y, theta, mag x, mag y and orthogonality can be compensated.

The efficacy of the alignment and magnification control systems were tested using a KLA overlay tool and AIM/Archer alignment marks. A sample set of results ⁽²⁰⁾ are shown in Figure 8 with approximately 20nm 3 sigma overlay measured for 32 fields and 81 points per field. The major sources of the error are thought to be from thermal distortions, placement errors on the template and image field distortions from the 193nm scanner. Further improvements are expected to reduce the overlay errors down to 5nm.

4.3 Throughput

While slower throughputs may be acceptable for early unit process development and device prototyping, it is clear that production needs of 20wph are required almost regardless of cost of ownership. This represents a challenge for imprint, since it is a multi-step process (fill, overlay, cure etc). The required budget to imprint a field at 20 wph is shown in Table 1.

Table 1 – Field by Field Time Budget for 20wph
(100 fields/300mm wafer)

Stage move, fluid dispense time	0.15 seconds
Alignment, template fill time	1.00 seconds
UV cure time	0.15 seconds
Separation time	0.10 seconds
TOTAL	1.40 seconds

The most significant budget item, and the one specific to imprint, is the time required to fill the template. The two key parameters for fast fill are firstly, drop size and placement and secondly, the template contact angle to minimize any trapped air bubbles. In this latter respect, care must be taken to lower the template in a controlled and inclined angle such that the drops coalesce in a wave front that allows the gas between the drops to be swept out rather than trapped between the drops. The size and placement of the drops are carefully controlled to facilitate this. To do this, the drops, with a size of a few pico-liters, are dispensed using a linear array of several hundred inkjet nozzles that sweeps across the 26x33mm field. The density and pattern of the drops are automatically slaved to the GDS-II file used to create the template, such that the density of the drops is optimized to the template pattern to minimize the amount of material movement required to fill the template features. Under optimal conditions fill times as low as 3 seconds have been achieved in the laboratory and further improvements are expected. The viscosity of the imprint fluid is also an issue relative to fill times. Acrylate based materials (see Section 5.1 below) have viscosities in the 5-10cps range, and other materials such as vinyl ethers are closer to 1 cps.

Future tool designs could use two other advantages inherent to imprint to improve the throughput. The ability to imprint larger field sizes could allow future systems to print four 26mmx33mm fields at once. This would place significant additional requirements on the template fabrication and overlay, but quadruple the throughput. In addition, since the cost of the imprint heads is minimal relative to optical lens stacks, multiple heads could be placed on a single stage platform, further increasing throughput, although multiple templates would be needed.

4.4 Defects

There is concern about the defect levels inherent in imprint lithography since it is a near contact technology. However, it is an error to assume that the problem is similar to that of contact printing for the following reasons:

- (i) The template never actually touches the substrate. There is always a thin residual film of imprint material between the two surfaces.
- (ii) The imprint fluid drops, which have micron height, tend to cushion any impact between the template and particles
- (iii) The template is made from fused silica – a hard and robust material.

Significant progress has been made in reducing the defectivity of CMOS imprints. This progress is shown in Figure 9.⁽²¹⁾ While still a considerable distance from what is ultimately needed for CMOS production, the progress has been sufficient for early device development activities. A Pareto analysis shows the defects to have three major sources: template defects, imprint specific defects and particles.

Template defects, as supplied by the commercial photomask vendors are, as might be expected, typically less than 1cm⁻² as measured on a KLA 576 inspection tool. The template defect level is increased somewhat by the post photomask processing specifically required for templates (dice and polish, mesa preparation) but this does not represent an insuperable problem. The major challenge is to extend the life of the templates prior to their need to be removed from the imprint tool and re-cleaned. The templates do not “wear-out” since the fused silica is not eroded in anyway by contact with the imprint fluid. However, they can, over time, pick-up defects from partially cured monomer, or other contaminants, after several thousand imprints and need to be cleaned. Since the monomer is organic, the cleaning process is a standard oxidative clean, and early results for in-situ gas phase cleaning show some promise.

Imprint specific defects (micro-bubbles, imprint feature pull-outs etc) have been reduced to ~1cm⁻². One important piece of data further suggests that these defects are not very dependent on defect size. A sample of imprinted patterns was tested on a KLA 2132 optical inspection tool with a 200nm pixel size and then retested on a KLA ES32 electron beam tool with a 25nm pixel size. The comparison of the results is shown in Table 2.

Table 2 – 200nm and 25nm Pixel Inspection Results

	KLA 2132 (200nm)	KLA ES32 (25nm)
Template defects	4.8cm ⁻²	6.0cm ⁻²
Particles	2.4cm ⁻²	19.7cm ⁻²
Imprint specific defects	0.0cm ⁻²	0.0cm ⁻²

Although this was an experiment with relatively low inspected area, the lack of defect size dependence for both the template defects and the imprint specific defects is very important since it suggests that the density of these defects is not strongly correlated with size. This is not altogether surprising when considered more deeply. For example micro-bubbles are know to be less stable the smaller they become, and imprint feature pull outs are more dependent on aspect ratio than feature size. The increase in particles as the resolution of the defect detection improved was to be expected. Further work in a cleaner environment, will reduce these numbers.

5. Materials and Processes

For imprint lithography to be successful in CMOS, a complete solution must be available including materials and processes to complement the tool and templates.

5.1 Materials

Successful imprint materials must be formulated with consideration for many requirements and the resulting formulations tend to be very sophisticated⁽²²⁾ to meet the severe yield demands for CMOS. The majority of the work described below is built around an acrylate backbone, but vinyl ethers⁽²³⁾ have also been used.

One of the most basic challenges for imprint lithography is how to assure that the material sticks to the substrate and not to the template, even after many thousands of imprints. To reduce the surface energy of the template, a high surface concentration of fluorine is required, but this then restricts the wettability and filling speed, requiring a delicate balance. In addition, any coating on the template is liable to wear and tear, and an in-situ replenishment/repair process is required to keep the defectivity levels down. On the wafer surface, an adhesion promotion film can be used, but needs to be very thin (<2nm) and must be formulated to assure adhesion to multiple surface materials and also with a mind to wettability.

The cross linked material has to be drawn out of the template features during separation. This mandates a material with adequate mechanical strength, toughness and Young's Modulus to maximize the aspect ratio that can be used and yet completely prevent the possibility of a feature being left in the template. Adding polar components helps with these properties but excessive amounts increases the surface tension and reduces the fill speed. The etch resistance must be equivalent to the photoresists. The material must be formulated to be sensitive to UV radiation to assure fast curing, which means attention must be paid to the photoinitiators, the wavelength of the exposing light and the prevention of oxygen inhibition.

Viscosity must be controlled. Low viscosities (<5cps) assist faster feature filling,⁽²⁴⁾ but higher viscosities (10-20cps) tend to be more favorable for ink-jet dispense into pico-liter drops. Lower viscosity materials tend to have high vapor pressures and evaporation rates which need to be minimized or compensated for.

Finally the purity of the material must meet the stringent CMOS requirements of <10ppb (metal ions), not just as formulated, but after passage through the inkjet head assembly.

5.2 Process

For imprint to be successful for CMOS, the tools must not only mix and match with 193nm optical tools, but the imprint materials and processes have to be compatible with the upstream and downstream CMOS processing as well. Most CMOS customers want to place the imprint process into their integrated process without any changes – essentially a drop in replacement for optical lithography.

This has been achieved with the use of the SFIL-O process shown in Figure 1. In this process the organic imprint material has been formulated to be an effective etch mask for silicon based films, and the imprint process tuned to the point where the residual organic layer between the imprinted features is both very thin (~15nm) and very uniform (<5nm 3 σ). Since the imprinted features have a typical height of over 50nm (2.5:1 aspect ratio for 22nm HP features), the residual layer can be removed with a quick “de-scum” oxygen etch, prior to etching the hard mask with a fluorine based etch. Typical results for hard mask etching are shown in Figure 10.⁽²⁵⁾ Excellent resolution, line edge roughness and sidewall angle are routinely achieved. Typical etch ratios between the imprinted material and the underlying hard mask are designed to mimic 193nm photoresists, so that the etching processes can be very similar.

An alternative process called SFIL-R⁽²⁶⁾ has been developed to provide a positive image of the template on the substrate (as opposed to the negative working SFIL-O process). In this case, following imprinting, a silicon containing film is spun on top of the imprinted features, effectively planarizing the surface. A blanket etch back of the silicon film is made until the imprinted organic features are exposed. At this point the etch chemistry is changed to an oxidative etch which then removes the underlying imprinted features, but leaves the silicon containing material between them intact to act as an etch mask. The SFIL-R process has the advantage of being less sensitive to surface topography on the substrate.

Imprinting has a unique advantage over photolithography, in that one can make multilevel template features. There has been growing interest in the use of multi-level template imprinting to define both levels of a dual damascene pattern with a single step.⁽²⁷⁾ This can be done in one of two ways. In the first case, a deposited low-k film is patterned with a double level template to pattern both the via and channel features with an imprinted resist. This resist pattern is then etched down to replicate the pattern in the low-k material. This requires that the resist and low-k film etch at the same rate, but surprisingly good results have been achieved.⁽²⁸⁾ Given the large number of metal levels on advanced logic devices, this offers the potential for significant reduction in cost, and at feature sizes that may be more compatible with 1x template technology. An even greater cost reduction can be achieved, if the low-k material is directly imprinted in one step. This presents many challenges for the material – which must now not only be a viable imprint material but also a viable low-k material as well. However, significant progress has been made in this area, both in terms of material^(29,30) and process⁽²⁹⁾ as shown in Figure 11.

6. Application of Imprint to CMOS

As mentioned at the start of this paper, the most likely production entry point for imprint in CMOS will be at or below the 32nm half pitch node. While the production ramp date for these technology nodes will be out into the next decade, R&D engineers are beginning to require sub 32nm lithography for unit process development (UPD) and device prototyping. This is an excellent application for imprint lithography since sub 32nm resolution is easily obtained, the SFIL-O process is fully compatible with existing hard mask etch processes, and the absence of liquid development means that pattern collapse is not an issue. Examples of CMOS UPD patterns are shown in Figure 10.⁽²⁵⁾

Further extensions to device prototyping require capability for overlay in addition to resolution. For example, IBM recently announced results⁽³¹⁾ on device designs that require densities down to 10nm HP for economic feasibility. Progress with imprint lithography has allowed device structures to begin approaching these dimensions as shown in Figure 12.⁽³²⁾ The 27nm silicon fin structures, built on an SOI substrate, were patterned using SFIL-O imprint lithography, followed by plasma etching with a SiN hardmask. The etched cross sections illustrated in Figure 12, show excellent line edge roughness, CD control and sidewall angles for the etched silicon fins.

Unlike other CMOS NGL technologies, imprint lithography is also applicable to other markets which have similar resolution demands as CMOS, but are likely to go into volume production at an earlier date. One example⁽³³⁾ is bit patterned media (BPM) for hard disk drives. This technology, expected to ramp at the end of this decade, is required since magnetic confinement of the domain is inadequate below 20nm (>500Gb/sq inch density), and beyond this requires the magnetic domains to be individually etched into the magnetic film on the disk. An example is shown in Figure 13.⁽³⁴⁾ Imprint is the preferred solution for this application given the lower cost and ability to print larger fields (up to 3.5” disks) when compared to photolithography. With over a billion disk drives produced each year, this market alone will be hundreds of tools. The early application to BPM at 20nm will help develop the commercial infrastructure for templates, materials and process technology.

A second non-CMOS market is patterning high brightness LEDs with photonic crystals. These structures look like arrays of contact holes on the surface of the LED and serve to increase both the brightness and the efficiency of the LED.⁽³⁵⁾ The feature sizes need to be less than the wavelength of the LED emission, and the minimum hole spacing can be significantly less than 100nm. Given the poor surface flatness, and 3” dimensions, of the GaN substrates used for these devices, optical lithography is difficult to use for these dimensions, and imprint lithography is the preferred solution. Photonic crystal enhanced LEDs are beginning to appear in commercial⁽³⁶⁾ quantities and with broad markets such as back lit flat panel displays, architectural lighting and automotive headlights, this application will also require large numbers of imprint tools over the next five years.

Both the BPM and LED can tolerate lower overlay than CMOS (1-3µm) and the lowest cost of ownership comes from printing the whole substrate at once. Molecular Imprints has developed a companion tool⁽³⁷⁾ to the I-250, the I-1100 shown in Figure 14, to handle whole wafer imprinting. Like the I-250, the I-1100 is a

fully automated, cassette to cassette manufacturing tool, but uses a thinner, compliant template to allow for the greater non-flatness of the non-silicon wafers.

7. Summary

Imprint lithography has made remarkable improvements over the past five years. The advent of drop on demand, step and flash technology has resulted in significant improvements in overlay, defect density and throughput, such that this technology is now a very viable contender for CMOS NGL. Concurrent improvements in template fabrication, materials and process mean that the technology can be used as a drop in replacement for photolithography but at much higher resolutions and lower cost than competing technologies such as EUV.

8. Acknowledgements

The authors would like to thank the many members of Molecular Imprints and other companies who provided data for this paper. This work was partially funded by DARPA Contract No. N66001-02-C-8011, NIST Advanced Technology Program Contract No. 70NANB4H3012, and DoD Contract No. N66001-06-C-2003.

References

1. Colburn, M., Johnson, S., Stewart, M., Damle, S., Bailey, T., Choi, B.J., Wedlake, M., Michaelson, T., Sreenivasan, S.V., Ekerdt, J., and Willson, C.G., Proceedings of the SPIE's Int. Symp. on Microlithography, Vol. 3676, pp. 379-389, March 1999.
2. S.Y. Chou, P.R. Krauss, P.J. Renstrom, "Nanoimprint lithography," J. Vac. Sci., Tech. B, 1996. 14(6).
3. M. Bender et al., Microelectronic Engineering, 61– 62 (2002), pp. 407– 413.
4. Ian McMackin, Philip Schumaker, Daniel Babbs, Jin Choi, Wenli Collison, S.V. Sreenivasan, Norman Schumaker, Michael Watts, Ronald Voisin, Proc. of the SPIE's Int. Symp. on Microlithography: Emerging Lithographic Technologies VII, Santa Clara, CA, February 2003.
5. D.J.Resnick, W.J.Dauksher, D.Mancini, K.J.Nordquist, S.Johnson, N.Stacey, J.G.Ekhert, C.G.Willson, S.V.Sreenivasan and N.Schumaker, J.Vac. Sci. Tech B, 21, p 2624, November 2003
6. D.J.Resnick, D.P.Mancini, K.J.Norquist, W.J.Dauksher, I.McMackin, P.Schumaker, E.Thompson and S.V.Sreenivasan, J. Microlith, Microfab and Microsystems, 3, p316 April 2004.
7. F.Hua, Y.Sun, A.Gaur, M.A. Meitl, L.Bilhaut, L.Rotkina, J.Wang, P.Geil and J.A.Rogers, Nano Letters, 4, 2467 (2004).
8. International Technology Roadmap for Semiconductors – 2006 Update – Table 78a “Optical Mask Requirements”
9. G. M. Schmid, E. Thompson, N. Stacey and D. Resnick, SPIE Emerging Lithographic Technologies Symposium, Feb 2007
10. See www.vistec-semi.com for more details
11. G. M. Schmid, E. Thompson, N. Stacey, D. J. Resnick, D. L. Olynick and E. H. Anderson, Microelectronic Engineering, to be published (2007).
12. S. V. Sreenivasan, P. Schumaker, I. MaMackin and J. Choi, 5th International Conference on Nanoimprint and Nanoprint Technology, Nov 2006
13. L. J. Myron, E. Thompson, I. McMackin, D. J. Resnick, T. Kitamura, T. Hasebe, S. Nakazawa, T. Tokumoto, E. Ainley, K. Nordquist, W. Dauksher; Proc SPIE Vol 6151, page 173 (2006).
14. W. Dauksher, K. Nordquist, N. V. Le, K. Gehoski, D. Mancini, D. J. Resnick, R. Bozak, R. White, J. Csuy and D. Lee, J. Vac. Sci Technology (2004), 3306.
15. G. M. Schmid, D. J. Resnick, R. Fettig, K. Edinger, S. R. Young and W. J. Dauksher, European Mask and Lithography Conference, January 2007.
16. Euclid E. Moon, et al; 2648 J. Vac. Sci. Technol. B 13(6), Nov/Dec 1995

17. B.J. Choi, et al; SPIE Intl. Symp. Microlithography: Emerging Lithographic Technologies, 2001 Santa Clara, CA.
18. Euclid E. Moon, et al; J. Vac. Sci. Technol. B, Vol. 21, No. 6, Nov/Dec 2003
19. Jin Choi, et al, Microelectronic Engineering, 2004 V78-79, p633
20. P. Schumaker, T. Rafferty, J. Choi, I. McMackin and A.DiBiase, SPIE Intl. Symp. Microlithography: Emerging Lithographic Technologies, Poster Session 2006
21. I. McMackin – private communication
22. F. Xu, N. Stacey, M. Watts, V. Truskett, I. McMackin, J. Choi, P. Schumaker, E. Thompson, D. Babbs, S.V. Sreenivasan, G. Willson and N. Schumaker; Proceedings of SPIE Volume 5374, No. 1, pp. 232-41, 2004, Santa Clara, California, USA
23. E. K. Kim, N. A. Stacey, B. J. Smith, M. D. Dickey, S. C. Johnson, B. C. Trinque, C. G. Willson, J. Vac. Sci. Technol. B 22(1), Jan/Feb 2004, pp. 131-135
24. S. Reddy, R. T. Bonnecaze, Microeletronic Engineering, 82 (2005), pp. 60–70
25. I. McMackin and D. LaBrake – private communication.
26. S. V. Sreenivasan, I. McMackin, F. Xu, D. Wang, N. Stacey and D. J. Resnick, MICRO Magazine, January 2005.
27. M.D.Stewart et al, SPIE Intl Symp Microlithography Conference, March 2005, Paper 5751-21
28. G. Willson – to be published
29. G. Willson et al, SEMATECH Litho Forum, May 2006, Vancouver, Canada.
30. R.Sooriyakumaran et al, SEMATECH Litho Forum, May 2006, Vancouver, Canada.
31. K. Gopalakrishnan et al, IEDM Tech. Digest 2005, p 471; R. S. Shenoy et al, Proc Symp VLSI Tech, June 2006, p 140. and Y. C. Chen et al, IEEE Electron Device Meeting, December 2006.
32. M. Hart et al, DARPA presentation January 22, 2007
33. Z. Z. Bandic, E. A. Dobisz, T-W. Wu and T.R.Albrecht Solid State Technology Supplement Sept 2006
34. D. J. Resnick, G. M. Schmid and M. Miller MRS Proc Nov 2006; D. J. Resnick, G. M. Schmid, M. Miller, G. F. Doyle, C. Jones and D. LaBrake; Solid State Tech Feb 2007.
35. J. J. Wierer, M. R. Krames, J. E. Epler, N. F. Gardner, J. R. Wendt, M. M. Sigalas, S. R. J. Brueck, D. Li and M. Shagam, Proc SPIE (2005) 5739, 103.
36. R. Karlicek, Strategies in Light Symposium (San Jose), February 2007.
37. For more data on the Imprio-1100 see www.molecularimprints.com

Figures




Figure 1. Schematic of the SFIL-O process



Figure 2 Imprio-250 tool for CMOS




Figure 3 UV cured imprints showing sub 5nm resolution. Top micrograph is the template, lower micrograph the imprinted image. From ref 7.




Figure 4a




Figure 4 b

Figure 4 showing 1x template patterns.
Top micrograph from VSB pattern generators
Lower micrographs from Gaussian Beam tools
From ref 9 and 11




Figure 5: Template replication results. Left hand micrograph shows imprinted features from the ebeam master template, the right hand micrograph shows imprinted features from the replicated template




Figure 6a




Figure 6b

Figure 6: Template defect inspection results. Fig 6a showing ES-32 inspection down to sub 30nm resolution (from ref 12) and Fig 6b showing die to data base results at 20nm (from ref 13)




Figure 7a




Figure 7b

Figure 7: Template defect repair results Fig 7a showing mechanical removal of defect (from ref 14) and Fig 7b showing repair of a missing defect using ebeam enhanced deposition (from ref 15)




Figure 8: Overlay data from imprint patterns over 193nm optically exposed underlayers. 32 fields per wafer and 81 locations per field (from ref 20)




Figure 9: Defect improvement over time for SFIL.(from ref 21)




Figure 10: Cross section and top view images of 32nm half pitch imprinted features showing excellent wall angle and line edge roughness (from ref 25, with a template made by DNP)




Figure 11: Imprinted low-k dual damascene results showing the top view of the imprinted low-k dielectric and a cross section after barrier metal and copper fill (from ref 29)





Figure 12: Cross section views of experimental device from IBM (ref 32). Top micrograph, 27nm silicon fins, imprinted and etched; lower micrograph, cross section of the device




Figure 13: Sub 30nm half pitch patterns for BPM (from ref 34)




Figure 14: Imprio-1100 Whole wafer, conformal imprinter for LED, optical component and BPM applications