A 1-D CMOS digital pixel image sensor system architecture is presented. Each pixel contains a photodiode, a low-power
charge-sensitive amplifier, low noise sample/hold circuit, an 8-bit single-slope ADC, a 12-bit shift register and timing &
control logic. The pixel is laid out on a 4µm pitch to enable a cost efficient implementation of high-resolution pixel
arrays. Fixed pattern noise (FPN) is reduced by a charge-sensitive feedback amplifier, and the reset noise is cancelled by
correlated double sampling read out. A prototype chip containing 512 pixels has been fabricated in the TSMC .25um
logic process. A 40μV/e- conversion gain is measured with 100 e- rms read noise.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.