KEYWORDS: Field programmable gate arrays, Amplifiers, Quantization, Oscilloscopes, Control systems, Signal processing, Signal to noise ratio, Free electron lasers, Clocks, Laser development
The paper describes development of a new version of photonic and electronic control and measurement system for FLASH Laser under development in DESY Hamburg accelerator laboratory. The system is called SIMCON 3.1. and is a developmental continuation of previous systems SIMCON 1.0, SIMCON 2.1 and SIMCON 3.0. It differs from the
previous systems by considerably bigger resources: 10 fast analog input channels, bigger FPGA chip with two power PC - CPU units, two multi-gigabit optical links, GbE interface, booting possibility from flash memory card. The PCB is done in VME mechanical and electrical standard. It is designed for usage in tests for FLASH Laser development.
KEYWORDS: Digital signal processing, Field programmable gate arrays, Clocks, Analog electronics, Control systems, Signal detection, Free electron lasers, Device simulation, Control systems design, Oscilloscopes
The paper describes design, construction and initial measurements of an eight channel electronic LLRF device predicted for building of the control system for the W-FEL accelerator at DESY (Hamburg). The device, referred in the paper to as the SIMCON 3.0 (from the SC cavity simulator and controller) consists of a 16 layer, VME size, PCB, a large FPGA chip (VirtexII-4000 by Xilinx), eight fast ADCs and four DACs (by Analog Devices). To our knowledge, the proposed device is the first of this kind for the accelerator technology in which there was achieved (the FPGA based) DSP latency below 200 ns.
With the optimized data transmission system, the overall LLRF system latency can be as low as 500 ns. The SIMCON 3.0 sub-system was applied for initial tests with the ACCl module of the VUV FEL accelerator (eight channels) and with the CHECHIA test stand (single channel), both at the DESY. The promising results with the SIMCON 3.0. encouraged us to enter the design of SIMCON 3.1. possessing 10 measurement and control channels and some additional features to be reported in the next technical note. SIMCON 3.0. is a modular solution, while SIMCON 3.1. will be an integrated board of the all-in-one type. Two design approaches - modular and all-in-one - after branching off in this version of the Simcon, will be continued.
KEYWORDS: Field programmable gate arrays, Analog electronics, Digital signal processing, Control systems, Clocks, Connectors, Control systems design, Amplifiers, Resistors, Telecommunications
The paper describes design, construction and initial measurements of an eight channel electronic LLRF device predicted for building of the control system for the VUV-FEL accelerator at DESY (Hamburg). The device, referred in the paper to as the SIMCON 3.0 (from the SC cavity simulator and controller) consists of a 16 layers, VME size, PCB, a large FPGA chip (VirtexII-4000 by Xilinx), eight fast ADCs and four DACs (by Analog Devices). To our knowledge, the proposed device is the first of this kind for the accelerator technology in which there was achieved (the FPGA based) DSP latency below 200 ns. With the optimized data transmission system, the overall LLRF system latency can be as low as 500 ns. The SIMCON 3.0 sub-system was applied for initial tests with the ACC1 module of the VUV FEL accelerator (eight channels) and with the CHECHIA test stand (single channel), both at the DESY. The promising results with the SIMCON 3.0 encouraged us to enter the design of SIMCON 3.1 possessing 10 measurement and control channels and some additional features to be reported in the next technical note. SIMCON 3.0 is a modular solution, while SIMCON 3.1 will be an integrated board of the all-in-one type. Two design approaches - modular and all-in-one, after branching off in this version of the SIMCON, will be continued.
KEYWORDS: Digital signal processing, Clocks, Field programmable gate arrays, Analog electronics, Control systems, Power supplies, Free electron lasers, Interfaces, Optical amplifiers, Telecommunications
A new version of the SIMCON system is presented in this paper. The SIMCON stands for the microwave, resonant, superconductive accelerator cavity simulator and controller (embracing the hardware and software layers). The current version of the SIMCON is 3.1. which is a considerable step forward from the previous 8-channel version 3.0. which was released at the beginning of 2005 and was made operable in April. Many important upgrades were implemented in SIMCON 3.1. It is a stand-alone VME board (whereas SIMCON 3.0 was modular) based on the Virtex II Pro 30 chip with two embedded Power PCs and DSP blocks. It has Ethernet and multiple gigabit optical I/Os. The Simcon 3.1 board provides 10 ADC channels. The architecture idea and block diagrams of the PCB for SIMCON 3.1. are presented. Some of the applied novel technical solutions, Protel"R" views and schemes are shown. A number of initial conclusions were drawn from a few month experience with the development of this new board. The tables of predicted system parameters are quoted.
KEYWORDS: Digital signal processing, Analog electronics, Field programmable gate arrays, Control systems, Free electron lasers, Electromagnetism, Electron beams, X-ray lasers, X-rays, Feedback control
The paper introduces a dedicated LLRF control module developed for the Free Electron Laser (FEL) called internally also the "TESLA Test Facility phase II" because of some daring scientific plans to build in the future the X-ray Free Electron Laser (XFEL) as well as the TESLA project. This DSP-board has been dedicated for electron beam gun called RF-gun feedback system and also for the cavity (superconducting electromagnetic resonator) feedback system and cavity simulator implemented in one DSP system chip. The system for the elctromagnetic field parameters control is meant as the feedback system -- in this document. The board is based on a large modern Field Programmble Gate Array (FPGA) chip by "Xilinx" and fast Analog to Digital Converters (ADC) and Digital to Analog converters (DAC) by "Analog Devices."
KEYWORDS: Digital signal processing, Field programmable gate arrays, Optical fibers, Control systems, Signal processing, Optical networks, Data modeling, Transmittance, Diagnostics, Modulation
The work presents a structural and functional model of a distributed low level radio frequency (LLRF) control system for the TESLA-XFEL accelerator. The design of a system basing on the FPGA chips and multi-gigabit optical network was debated. The system design approach was fully parametric. The major emphasis is put on the methods of the functional and hardware concentration to use fully both: a very big transmission capacity of the optical fiber telemetric channels and very big processing power of the latest series of the, DSP enhanced and optical I/O equipped, FPGA chips. The subject of the work is the design of a universal, laboratory module of the LLRF sub-system. Initial parameters of the system model under the design are presented.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.