Effects of etching time and wafer miscut on the morphology of etched Si(111) surfaces

Hui Zhou; Joseph Fu; Sotoshi Gonda; Richard M. Silver

doi:10.1117/12.465124

24 July 2002 Effects of etching time and wafer miscut on the morphology of etched Si(111) surfaces

Hui Zhou, Joseph Fu, Sotoshi Gonda, Richard M. Silver

Proceedings Volume 4608, Nanostructure Science, Metrology, and Technology; (2002) https://doi.org/10.1117/12.465124
Event: Workshop on Nanostructure Science, Metrology, and Technology, 2001, Gaithersburg, MD, United States

Abstract

Critical dimension metrology of silicon integrated circuit features at the sub-micrometer scale is an essential task in state-of-the-art semiconductor manufacturing. Determining the width of a feature or the scale in a pitch measurement with appropriate accuracy is consistently one of the most challenging elements of semiconductor metrology and manufacturing.

Citation Download Citation

Hui Zhou, Joseph Fu, Sotoshi Gonda, and Richard M. Silver "Effects of etching time and wafer miscut on the morphology of etched Si(111) surfaces", Proc. SPIE 4608, Nanostructure Science, Metrology, and Technology, (24 July 2002); https://doi.org/10.1117/12.465124

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available