Improvement of aluminum interconnect overlay measurement capability through metrology and hardmask process development

Albert L. Ihochi; Matthew E. Ross

doi:10.1117/12.544229

24 May 2004 Improvement of aluminum interconnect overlay measurement capability through metrology and hardmask process development

Albert L. Ihochi, Matthew E. Ross

Author Affiliations +

Proceedings Volume 5375, Metrology, Inspection, and Process Control for Microlithography XVIII; (2004) https://doi.org/10.1117/12.544229
Event: Microlithography 2004, 2004, Santa Clara, California, United States

Abstract

Overlay measurement of metal interconnect layers that exhibit contrast variation has historically been problematic. The appearance of random grain structure surrounding the overlay target obscures the edge contrast, leading to significant noise in measurement and residual error of fit. Large residuals reduce confidence in modeled scanner correctable terms, increasing the likelihood of false scanner corrections which can lead to poor process control. We have developed a new measurement methodology that minimizes the effect of grain-induced noise for overlay metrology. Measurements which utilize the new parameters have shown a 30% reduction in mean-square (MS) residual error and a 39% reduction in variance. In addition, predicted wafer maximum overlay error has decreased by 14%, with a 16% improvement in wafer-to-wafer variance. This type of performance improvement is expected to have a significant impact on rework reduction. The primary source of visible grain structure in the aluminum interconnect layer has been attributed to the metal hardmask deposition process. By moving to a lower temperature hardmask deposition, the grain has been significantly reduced. This has resulted in a 15% further reduction of MS residual error.

Citation Download Citation

Albert L. Ihochi and Matthew E. Ross "Improvement of aluminum interconnect overlay measurement capability through metrology and hardmask process development", Proc. SPIE 5375, Metrology, Inspection, and Process Control for Microlithography XVIII, (24 May 2004); https://doi.org/10.1117/12.544229

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available