Dr. Antonio Núñez Ordóñez Profile

Dr. Antonio Núñez Ordóñez

Director of IUMA at Univ de Las Palmas de Gran Canaria

SPIE Involvement:

Author

Publications (17)

Proceedings Article | 28 May 2013 Paper

Implementation of scalable video coding deblocking filter from high-level SystemC description

Pedro Carballo, Omar Espino, Romén Neris, Pedro Hernández-Fernández, Tomasz Szydzik, Antonio Núñez

Proceedings Volume 8764, 876408 (2013) https://doi.org/10.1117/12.2016885

KEYWORDS: Field programmable gate arrays, Image filtering, Digital signal processing, Video, System on a chip, Scalable video coding, Performance modeling, Logic, Human-machine interfaces, Quantization

Read Abstract +

Proceedings Article | 3 May 2011 Paper

Closing the gap between software and hardware super-resolution image reconstruction: provision of high-quality output

Tomasz Szydzik, Gustavo Callico, Antonio Nunez

Proceedings Volume 8067, 80670M (2011) https://doi.org/10.1117/12.888253

KEYWORDS: Super resolution, Lawrencium, Motion estimation, Reconstruction algorithms, Image restoration, Image processing, Image quality, Image enhancement, Algorithm development, Image fusion

Read Abstract +

Proceedings Article | 28 May 2009 Paper

ESL flow for a hardware H.264/AVC decoder using TLM-2.0 and high level synthesis: a quantitative study

M. Thadani, P. Carballo, P. Hernández, G. Marrero, A. Núñez

Proceedings Volume 7363, 73630K (2009) https://doi.org/10.1117/12.821647

KEYWORDS: C++, Data modeling, Interfaces, Logic, Field programmable gate arrays, Data storage, Clocks, Signal processing, Signal detection, Optimization (mathematics)

Read Abstract +

Proceedings Article | 5 February 2009 Paper

Real-time visual tracking system modelling in MPSoC using platform based design

Zai Jian Jia, Tomás Bautista, Antonio Núñez, Cayetano Guerra, Mario Hernández

Proceedings Volume 7244, 72440G (2009) https://doi.org/10.1117/12.811332

KEYWORDS: Detection and tracking algorithms, Chemical elements, Video processing, Optical tracking, Computing systems, Algorithm development, Systems modeling, Video, Modeling, Data processing

Read Abstract +

Proceedings Article | 10 May 2007 Paper

Accelerating a MPEG-4 video decoder through custom software/hardware co-design

Jorge Díaz, Dacil Barreto, Luz García, Gustavo Marrero, Pedro Carballo, Antonio Núñez

Proceedings Volume 6590, 65900B (2007) https://doi.org/10.1117/12.722068

KEYWORDS: Video, Field programmable gate arrays, Telecommunications, Multimedia, Super resolution, Video compression, Computer programming, Computer simulations, Standards development, Control systems

Read Abstract +

Proceedings Article | 10 May 2007 Paper

MPEG-4 ASP SoC receiver with novel image enhancement techniques for DAB networks

D. Barreto, A. Quintana, L. García, G. Callicó, A. Núñez

Proceedings Volume 6590, 659009 (2007) https://doi.org/10.1117/12.723740

KEYWORDS: Video, Receivers, Image segmentation, Principal component analysis, Super resolution, Image processing, Lawrencium, System on a chip, Volume rendering, Image quality

Read Abstract +

Proceedings Article | 10 May 2007 Paper

Exploring system interconnection architectures with VIPACES: from direct connections to NoCs

Armando Sánchez-Peña, Pedro Carballo, Antonio Núñez

Proceedings Volume 6590, 65900Q (2007) https://doi.org/10.1117/12.722054

KEYWORDS: Clocks, Interfaces, Computer architecture, System on a chip, Network on a chip, Telecommunications, Chemical elements, Video, Systems modeling, Data modeling

Read Abstract +

Proceedings Article | 30 June 2005 Paper

Evaluation of architectures for an ASP MPEG-4 decoder using a system-level design methodology

Luz Garcia, Victor Reyes, Dacil Barreto, Gustavo Marrero, Tomas Bautista, Antonio Nunez

Proceedings Volume 5837, (2005) https://doi.org/10.1117/12.608807

KEYWORDS: Video, Modeling, Multimedia, Video compression, Systems modeling, Receivers, Bridges, Mobile devices, Profiling, Data communications

Read Abstract +

Proceedings Article | 30 June 2005 Open Access

Practical considerations for real-time super-resolution implementation techniques over video coding platforms

Gustavo Callico, Sebastian Lopez, Rafael Peset Llopis, Ramanathan Sethuraman, Antonio Nunez, Jose Lopez, Margarita Marrero, Roberto Sarmiento

Proceedings Volume 5837, (2005) https://doi.org/10.1117/12.608322

KEYWORDS: Intelligence systems, Algorithm development, Image processing, Video, Computer programming, Image quality, Super resolution, Image resolution, Motion estimation, Video surveillance

Read Abstract +

DOWNLOAD PAPER

Proceedings Article | 30 June 2005 Paper

Real-time super-resolution over raw video sequences

D. Barreto, G. M. Callico, S. Lopez, L. Garcia, A. Nunez

Proceedings Volume 5837, (2005) https://doi.org/10.1117/12.608561

KEYWORDS: Motion estimation, Video, Image segmentation, Lawrencium, Super resolution, Spatial resolution, Reconstruction algorithms, Computer programming, Image processing algorithms and systems, Image restoration

Read Abstract +

Proceedings Article | 21 April 2003 Paper

Mapping of real-time and low-cost super-resolution algorithms onto a hybrid video encoder

Gustavo Callico, Rafael Peset Llopis, Antonio Nunez, Ramanathan Sethuraman

Proceedings Volume 5117, (2003) https://doi.org/10.1117/12.498868

KEYWORDS: Image processing, Computer programming, Video, Super resolution, Image quality, Motion estimation, Algorithm development, System on a chip, Video compression, Image compression

Read Abstract +

Proceedings Article | 21 April 2003 Paper

Empirical model of the metal losses in integrated inductors

F. Javier del Pino, Javier Garcia, Benito Gonzalez, Jose Sendra, Antonio Hernandez, Andres Garcia-Alonso, Antonio Nunez

Proceedings Volume 5117, (2003) https://doi.org/10.1117/12.501210

KEYWORDS: Metals, Silicon, Resistors, Inductance, Integrated circuits, Integrated modeling, Integrated circuit design, Capacitors, Circuit switching, Resistance

Read Abstract +

Proceedings Article | 21 April 2003 Paper

Temperature in HFETs when operating in DC

Benito Gonzalez, Antonio Hernandez, Javier Garcia, F. del Pino, Antonio Nunez, Jose Sendra

Proceedings Volume 5117, (2003) https://doi.org/10.1117/12.501195

KEYWORDS: Gallium, Aluminum, Heterojunctions, Transistors, Temperature metrology, Indium gallium arsenide, Computer simulations, Resistance, Numerical simulations, Modulation

Read Abstract +

Proceedings Article | 21 April 2003 Open Access

Signaling in the heterogeneous architecture multiprocessor paradigm

Antonio Nunez, Victor Reyes, Tomas Bautista

Proceedings Volume 5117, (2003) https://doi.org/10.1117/12.499610

KEYWORDS: Data modeling, Telecommunications, Process modeling, Very large scale integration, Modeling, Network architectures, Associative arrays, Data communications

Read Abstract +

DOWNLOAD PAPER

Proceedings Article | 21 April 2003 Paper

Method of generating trustworthy performance estimations for soft IPs

Margarita Marrero, Pedro Carballo, Antonio Nunez

Proceedings Volume 5117, (2003) https://doi.org/10.1117/12.499074

KEYWORDS: Logic, Transistors, Clocks, System on a chip, Computer aided design, Interference (communication), Semiconducting wafers, Process engineering, Modeling, Instrument modeling

Read Abstract +

At 0.25, 0.18 um processes and beyond important process variations occur not only from one fab to another among batches. Moreover as we approach the realm of deep-submicron design, process variations even across a single die are predicted to become a major source of spread. Reduced signal levels, noise margins and timing windows are all contributing to make previously minor variations in geometry and technological parameters a big issue for circuit design. Worse still, new mechanisms appear that cause important variations not only in transistors but also in interconnect. And some of those mechanisms, show greater variation across a single die than across similar structures on different dice from a wafer. Thus the chip designer must expect significant and not necessarily predictable differences between transistors and between interconnect resistances on a single die. Given this scenario widely recognised by process engineers, and given the additional spread built-in in the process of mapping from a soft IP design to a hard IP block, if the designer had the opportunity to know certain performance parameters of the final hard-cores without doing successive synthesis it would lead to an easier and more predictable and accurate integration of the blocks in the system. In this sense, pre-characterised trust-worthy soft-IP blocks would be preferred candidates to select. We have explored ways for quantifying and analysing the synthesis to layout spread so that, instead of modelling the spread in devices and interconnects, we model and quantify at a higher abstraction level the technology mapping process as a whole, for a set of seed designs that will give bounds and guidelines for the behaviour of other designs when they are mapped to the same technology. For that purpose, only the best-, typical-, worst-case and other process variation corners need to be known. The analysis is based in the actual measured spread of reference seed designs as they experience spread when passing from soft to hard designs.

Proceedings Article | 21 April 2003 Paper

Some experiences using system-on-chip buses

Pedro Carballo, Pablo Santos, Margarita Marrero, Antonio Nunez

Proceedings Volume 5117, (2003) https://doi.org/10.1117/12.501356

KEYWORDS: System on a chip, Bridges, Clocks, Virtual colonoscopy, Microcontrollers, Signal processing, Modeling, Data modeling, Control systems, Data communications

Read Abstract +

Advances in fabrication and design technologies have contributed to integrate a complete system on a chip. A system-on-chip (SoC) is generally composed of a microprocessor core, on-chip memory and one or more specific coprocessors IPs. One of the major drawbacks of this approach is the differences in the interfaces that each virtual component (VC) of the SoC presents. The idea of a common bus infrastructure allows us to smooth the system integration and has been considered as a design solution for SoC architectures. This paper presents a review of different alternatives for SoC buses and summarizes some experiences of their use. Different alternatives exist for SoC buses. ARM has proposed AMBA (Advanced Microcontroller Bus Architecture) as an open specification that serves as a framework for SoC design. AMBA is a bus architecture multiplayer for high performance SoC designs. AMBA support multi-master configurations where a bus arbiter must be included. AMBA-Lite is a simpler alternative if you are using only one master. IBM uses CoreConnect Bus architecture as a SoC solution for buses. CoreConnect share some similarities with AMBA because both use a multilayer bus to accommodate different speeds in the system: AHB and PLB can be compared. The same situation occurs for APB and OPB. Other alternatives can be found. Wishbone is an Open Bus Specification form opencores.org that tries to solve the problem of IP integration. The idea is to specify a common interface between cores to accelerate the development of virtual components. VSIA has proposed Virtual Component Interface (VCI) as a solution to solve the problem of virtual component integration. VCI specify three types of protocols depending on the level of complexity: Peripheral, Basic and Advanced VCI. The development of the IPs compatible with any of the SoC buses above presented is a complex problem. One solution is the use of wrappers that adapts the interface of the Virtual Component to the protocol supported by the SoC buses. The two main characteristics of these wrappers are that the increased in latency and area would be as low as possible. The second solution is to design the IP with the final environment in mind.

Proceedings Article | 21 November 2001 Paper

Gallium arsenide multiplierless filter bank for two-dimensional discrete wavelet transform (2D-DWT) computation

Jose Lopez, S. Lalchand, Felix Tobajas, S. Lopez, Antonio Nunez, Roberto Sarmiento

Proceedings Volume 4591, (2001) https://doi.org/10.1117/12.449157

KEYWORDS: Discrete wavelet transforms, Gallium arsenide, Image compression, Image filtering, Linear filtering, Wavelets, Computer architecture, Very large scale integration, Video compression, Video

Read Abstract +