250-MHz correlation using high-performance reconfigurable computing engines

Brian Von Herzen

doi:10.1117/12.255833

21 October 1996 250-MHz correlation using high-performance reconfigurable computing engines

Brian Von Herzen

Proceedings Volume 2914, High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic; (1996) https://doi.org/10.1117/12.255833
Event: Photonics East '96, 1996, Boston, MA, United States

Abstract

This paper describes an application in high-performance signal processing using reconfigurable computing engines. The application is a 250 MHz cross-correlator for radio astronomy and was developed using the fastest available Xilinx FPGAs. We report experimental results on the operation of reconfigurable computers at 250 MHz, and describe the architectural innovations required to build a 250 MHz reconfigurable computer. Extensions of the technique to a variety of high-performance real-time signal processing algorithms are discussed.

Citation Download Citation

Brian Von Herzen "250-MHz correlation using high-performance reconfigurable computing engines", Proc. SPIE 2914, High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, (21 October 1996); https://doi.org/10.1117/12.255833

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available