Paper
26 August 1999 Adaptive 2D feature detection using dynamic reconfiguration
Stephen M. Charlwood, Philip B. James-Roxby, Richard L. Walke
Author Affiliations +
Abstract
The ability of rapidly reconfigure the gate-level logic of SRAM-based FPGAs at run-time allows algorithm implementations to be both adaptive and highly application- specific. In this way, adaptive algorithms can be implemented in hardware, and deliver high performance with a flexibility not normally associated with an application- specific solution. This paper describes the static implementation and operation of an adaptive image- enhancement algorithm called SUSAN on a Xilinx XC4085XL, demonstrating order-of-magnitude performance improvements over optimized software running on high-end general-purpose processors, and discusses the implementation of adaptive solutions in both hardware and software. The effective use of dynamic reconfiguration for run-time reconfigurable systems based on XC4000-series devices is examined, along with the use of the JBits API for implementing FPGA-based adaptive signal processing algorithms. Both the performance and suitability of XC4000-series devices for adaptive processing are shown to be critically dependent on device capacity.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Stephen M. Charlwood, Philip B. James-Roxby, and Richard L. Walke "Adaptive 2D feature detection using dynamic reconfiguration", Proc. SPIE 3844, Reconfigurable Technology: FPGAs for Computing and Applications, (26 August 1999); https://doi.org/10.1117/12.359533
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Image processing

Logic

Data storage

Photomasks

Detection and tracking algorithms

Signal processing

Back to Top