It is shown that the focused ion beam in the Physical Electronics SMART-Tool can be used to create the conditions needed to locate interconnect defects by voltage-contrast analysis. The SMART-Tool is designed for the analysis of small defects on full wafers by Auger electron spectroscopy. These defects are typically located using a defect coordinate map from a light-scattering based inspection tool. The SMART-Tool can be equipped with a focused ion beam for cross-sectioning defects. Stand-alone focused ion beam tools have been used to locate defects by voltagecontrast analysis. Unlike stand-alone tools, the ion beam in the SMART-Tool is situated off the surface normal. This does not hinder its ability to ground interconnect parts to the substrate, creating the conditions for passive voltagecontrast
imaging. A defective via chain, identified by high resistivity on parametric test, was grounded to the substrate by focused ion beam milling in the SMART-Tool. The defective via was then identified by voltage contrast in images. The defect was marked and cross-sectioned by the focused ion beam and analyzed by Auger electron spectroscopy, all in the SMART-Tool without breaking or repositioning the wafer. Studies suggest that unbroken wafers can be returned to the manufacturing line to complete processing after focused ion beam milling without compromising unaffected die. Thus, this type of interconnect defect analysis can be performed on defective die without sacrificing non-defective die on the same wafer.
Contamination around the edge exclusion area and bevel of silicon wafers is becoming an increasingly important area to control in semiconductor manufacturing. This is especially relevant in any manufacturing line where portions of the process toolset, e.g. metrology or lithography, are shared between multiple types of materials processed. This could be materials like copper versus aluminum for interconnect lines or more recently the newer high-k gate dielectrics and alternate metal electrodes. There are numerous pathways for contamination; for example, one source could be incomplete etching of a film at the edge during a backside-cleaning process. Also, the move to edge handling of wafers along with wafer alignment and centering pins is a contamination pathway. Even the direct contact between the wafer's edge and the cassette it is in can be a source of cross contamination. Historically, it has been difficult or impossible to quantify metal contamination in the bevel and edge exclusion region of silicon wafers by traditional analytical methods. Total reflection x-ray fluorescence spectroscopy cannot operate close to the edge of a wafer due to scattering affects of the incident radiation and typically has a built in edge exclusion area of 10 mm. Vapor phase decomposition would expose the entire wafer to hydrofluoric acid vapor, which would not be desired on a patterned wafer or a wafer with a film that would reacted with the vapor. Direct acid drop decomposition and vapor phase decomposition both employ a scanning technique where it is impossible to include the bevel area for analysis. Time of flight secondary ion mass spectrometry is also not easily done on the angled bevel edge of a wafer. The relative sample size of a time of flight mass spectrometer analysis is also quite small and therefore would require many analyses to achieve a sampling set that is representative of the entire edge of a wafer. We have developed a technique that will allow us to precisely measure the metallic contamination in this difficult region on both 200 mm and 300 mm wafers. This procedure calls for exactly positioning the wafer in a mechanical jig and collecting the contamination via chemical extraction. The amount of the wafer's edge exclusion analyzed is controllable as well as the ability to analyze the entire circumference of the wafer or any portion thereof. The solution sample is then analyzed for trace metals by inductively coupled plasma mass spectrometry. Knowing the concentration of the metals in solution, the mass of the solution, and the area of the wafer analyzed we will calculate the area concentration in atoms/cm^2 for comparison to the traditional techniques mentioned in the previous paragraph. We will show the development of this technique along with data highlighting contamination control in a manufacturing line that processes multiple types of material. Detection limits of this technique and current challenges under development will be discussed. This technique is likely to become an indispensable part of any semiconductor fabÕs analytical capabilities.
Significant improvement in 157nm optical components lifetime is required for successful implementation of pilot and production scale 157nm lithography. To date, most of the 157nm optics lifetime data has been collected in controlled laboratory conditions by introducing predetermined concentrations of contaminants and monitoring degradation in terms of transmission loss. This publication compliments prior work by documenting field experience with the 157nm Exitech Microstepper currently in operation at International SEMATECH. Failure mechanisms of various optical components are presented and molecular contamination levels in purge gas, tool enclosure, and clean room are documented. Finally the impacts of contaminant deposition and degradation of components on imaging performance is discussed.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.